oCios8.1.3
ios8.1.3 时间:2021-05-25 阅读:()
Thisdocumentisageneralproductdescriptionandissubjecttochangewithoutnotice.
Hynixdoesnotassumeanyresponsibilityforuseofcircuitsdescribed.
Nopatentlicensesareimplied.
Rev.
1.
0/Aug.
20091128MbSynchronousDRAMbasedon2Mx4Bankx16I/ODocumentTitle4Bankx2Mx16bitsSynchronousDRAMRevisionHistoryRevisionNo.
HistoryDraftDateRemark0.
1InitialDraftJul.
2009Preliminary1.
0ReleaseAug.
2009Rev.
1.
0/Aug.
20092SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesDESCRIPTIONTheHynixH57V1262GFRseriesisa134,217,728bitCMOSSynchronousDRAM,ideallysuitedforthememoryapplica-tionswhichrequirewidedataI/Oandhighbandwidth.
H57V1262GFRseriesisorganizedas4banksof2,097,152x16.
H57V1262GFRisofferingfullysynchronousoperationreferencedtoapositiveedgeoftheclock.
Allinputsandoutputsaresynchronizedwiththerisingedgeoftheclockinput.
Thedatapathsareinternallypipelinedtoachieveveryhighbandwidth.
AllinputandoutputvoltagelevelsarecompatiblewithLVTTL.
Programmableoptionsincludethelengthofpipeline(Readlatencyof2or3),thenumberofconsecutivereadorwritecyclesinitiatedbyasinglecontrolcommand(Burstlengthof1,2,4,8orfullpage),andtheburstcountsequence(se-quentialorinterleave).
Aburstofreadorwritecyclesinprogresscanbeterminatedbyaburstterminatecommandorcanbeinterruptedandreplacedbyanewburstreadorwritecommandonanycycle.
(Thispipelineddesignisnotre-strictedbya'2N'rule)FEATURESThisproductisincompliancewiththedirectivepertainingofRoHS.
ORDERINGINFORMATION1.
H57V1262GFR-XXCSeries:Normalpower,CommercialTemp.
(0oCto70oC)2.
H57V1262GFR-XXISeries:Normalpower,IndustrialTemp.
(-40oCto85oC)3.
H57V1262GFR-XXLSeries:Lowpower,CommercialTemp.
(0oCto70oC)4.
H57V1262GFR-XXJSeries:Lowpower,IndustrialTemp.
(-40oCto85oC)PartNo.
ClockFrequencyOrganizationInterfacePackageH57V1262GFR-50X200MHz4Banksx2Mbitsx16LVTTL54BallFBGAH57V1262GFR-60X166MHzH57V1262GFR-70X143MHzH57V1262GFR-75X133MHzVoltage:VDDandVDDQ3.
3VsupplyvoltageAlldevicepinsarecompatiblewithLVTTLinterface54BallFBGA(LeadorLeadFreePackage)AllinputsandoutputsreferencedtopositiveedgeofsystemclockDatamaskfunctionbyUDQM,LDQMInternalfourbanksoperationAutorefreshandselfrefresh4096Refreshcycles/64msProgrammableBurstLengthandBurstType-1,2,4,8orfullpageforSequentialBurst-1,2,4or8forInterleaveBurstProgrammableCASLatency;2,3ClocksBurstReadSingleWriteoperationOperationtemperatureHY5V26F(L)F(P)-XXSeries:0~70oCHY5V26F(L)F(P)-X(I)Series:-40~85oCRev.
1.
0/Aug.
20093SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesBALLCONFIGURATION54BallFBGA0.
8mmBallPitch987321ABCDEFGHJ54BallFBGA0.
8mmBallPitch987321ABCDEFGHJHJBCDAGFEVSSDQ14DQ12DQ10DQ8UDQMNCA8VSSDQ15DQ13DQ11DQ9NCCLKA11A7A5VSSQVDDQVSSQVDDQVSSCKEA9A6A4VDDQVSSQVDDQVSSQVDD/CASBA0A0A3DQ0DQ2DQ4DQ6LDQM/RASBA1A1A2VDDDQ1DQ3DQ5DQ7/WE/CSA10VDD123789Rev.
1.
0/Aug.
20094SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesFUNCTIONALBLOCKDIAGRAM2Mbitx4banksx16I/OSynchronousDRAMInternalRowCounterColumnPreDecoderColumnAddCounterSelfrefreshlogic&timerSenseAMP&I/OGateI/OBuffer&LogicAddressRegisterBurstCounterModeRegisterStateMachineAddressBuffersBankSelectColumnActiveRowActiveCASLatencyCLKCKECSRASCASWEU/LDQMA0A1BA1BA0A11RowPreDecoderRefreshDQ0DQ15X-DecoderX-DecoderX-DecoderX-DecoderY-Decoder2Mx16BANK02Mx16BANK12Mx16BANK22Mx16BANK3MemoryCellArrayDataOutControlPipeLineControlRev.
1.
0/Aug.
20095SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesBASICFUNCTIONALDESCRIPTIONModeRegisterBA1BA0A11A10A9A8A7A6A5A4A3A2A1A00000OPCode00CASLatencyBTBurstLengthOPCodeA9WriteMode0BurstReadandBurstWrite1BurstReadandSingleWriteBurstTypeA3BurstType0Sequential1InterleaveBurstLengthA2A1A0BurstLengthA3=0A3=100011001220104401188100ReservedReserved101ReservedReserved110ReservedReserved111FullPageReservedCASLatencyA6A5A4CASLatency000Reserved001101020113100Reserved101Reserved110Reserved111ReservedRev.
1.
0/Aug.
20096SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesABSOLUTEMAXIMUMRATINGNotes:1.
Commercial(0~70oC)2.
Industrial(-40~85oC)DCOPERATINGCONDITIONNotes:1.
AllvoltagesarereferencedtoVSS=0V2.
VIH(max)isacceptable5.
6VACpulsewidthwith1ns,then[(tR+tF)/2-1]nsshouldbeaddedtotheparameter.
2.
Accesstimetobemeasuredwithinputsignalsof1V/nsedgerate,from0.
8Vto0.
2V.
IftR>1ns,then(tR/2-0.
5)nsshouldbeaddedtotheparameter.
ParameterSym-bol567HUnitNoteMinMaxMinMaxMinMaxMinMaxSystemClockCycleTimeCL=3tCK35.
010006.
010007.
010007.
51000nsCL=2tCK2---10nsClockHighPulseWidthtCHW1.
75-2.
0-2.
0-2.
5-ns1ClockLowPulseWidthtCLW1.
75-2.
0-2.
0-2.
5-ns1AccessTimeFromClockCL=3tAC3-4.
5-5.
4-5.
4-5.
4ns2CL=2tAC26.
0nsData-outHoldTimetOH2.
0-2.
0-2.
5-2.
7-nsData-InputSetupTimetDS1.
5-1.
5-1.
5-1.
5-ns1Data-InputHoldTimetDH0.
8-0.
8-0.
8-0.
8-ns1AddressSetupTimetAS1.
5-1.
5-1.
5-1.
5-ns1AddressHoldTimetAH0.
8-0.
8-0.
8-0.
8-ns1CKESetupTimetCKS1.
5-1.
5-1.
5-1.
5-ns1CKEHoldTimetCKH0.
8-0.
8-0.
8-0.
8-ns1CommandSetupTimetCS1.
5-1.
5-1.
5-1.
5-ns1CommandHoldTimetCH0.
8-0.
8-0.
8-0.
8-ns1CLKtoDataOutputinLow-ZTimetOLZ1.
0-1.
0-1.
5-1.
5-nsCLKtoDataOutputinHigh-ZTimeCL=3tOHZ3-4.
5-5.
4-5.
4-5.
4nsCL=2tOHZ26.
0nsRev.
1.
0/Aug.
200910SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesACCHARACTERISTICSII(ACoperatingconditionsunlessotherwisenoted)Note:1.
AnewcommandcanbegiventRRCafterselfrefreshexit.
ParameterSymbol567HUnitNoteMinMaxMinMaxMinMaxMinMaxRASCycleTimeOperationtRC55-60-63-63-nsRASCycleTimeAutoRefreshtRRC55-60-63-63-nsRAStoCASDelaytRCD15-18-20-20-nsRASActiveTimetRAS38.
7100K42100K42100K42120KnsRASPrechargeTimetRP15-18-20-20-nsRAStoRASBankActiveDelaytRRD10-12-14-15-nsCAStoCASDelaytCCD1-1-1-1-CLKWriteCommandtoData-InDelaytWTL0-0-0-0-CLKData-intoPrechargeCommandtDPL2-2-2-2-CLKData-IntoActiveCommandtDALtDPL+tRPDQMtoData-OutHi-ZtDQZ2-2-2-2-CLKDQMtoData-InMasktDQM0-0-0-0-CLKMRStoNewCommandtMRD2-2-2-2-CLKPrechargetoDataOutputHigh-ZCL=3tPROZ33-3-3-3-CLKCL=2tPROZ22-CLKPowerDownExitTimetDPE1-1-1-1-CLKSelfRefreshExitTimetSRE1-1-1-1-CLK1RefreshTimetREF-64-64-64-64msRev.
1.
0/Aug.
200911SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesCOMMANDTRUTHTABLECommandCKEn-1CKEnCSRASCASWEDQMADDRA10/APBANoteModeRegisterSetHXLLLLXOPcodeNoOperationHXHXXXXXLHHHBankActiveHXLLHHXRAVReadHXLHLHXCALVReadwithAutoprechargeHWriteHXLHLLXCALVWritewithAutoprechargeHPrechargeAllBanksHXLLHLXXHXPrechargeselectedBankLVBurstStopHXLHHLXXDQMHXVXAutoRefreshHHLLLHXXBurst-Read-Single-WRITEHXLLLLXA9ballHigh(OtherballsOPcode)MRSModeSelfRefresh1EntryHLLLLHXXExitLHHXXXXLHHHPrechargepowerdownEntryHLHXXXXXLHHHExitLHHXXXXLHHHClockSuspendEntryHLHXXXXXLVVVExitLHXXRev.
1.
0/Aug.
200912SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesPACKAGEINFORMATION54BallFBGA8.
0mmx8.
0mmUnit[mm]0.
8±0.
1BottomView0.
35+0.
025/-0.
050.
80Typ.
0.
80Typ.
1.
0max0.
45+/-0.
05A1INDEXMARK1.
608.
00Typ.
0.
8±0.
18.
00Typ.
6.
46.
4
Hynixdoesnotassumeanyresponsibilityforuseofcircuitsdescribed.
Nopatentlicensesareimplied.
Rev.
1.
0/Aug.
20091128MbSynchronousDRAMbasedon2Mx4Bankx16I/ODocumentTitle4Bankx2Mx16bitsSynchronousDRAMRevisionHistoryRevisionNo.
HistoryDraftDateRemark0.
1InitialDraftJul.
2009Preliminary1.
0ReleaseAug.
2009Rev.
1.
0/Aug.
20092SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesDESCRIPTIONTheHynixH57V1262GFRseriesisa134,217,728bitCMOSSynchronousDRAM,ideallysuitedforthememoryapplica-tionswhichrequirewidedataI/Oandhighbandwidth.
H57V1262GFRseriesisorganizedas4banksof2,097,152x16.
H57V1262GFRisofferingfullysynchronousoperationreferencedtoapositiveedgeoftheclock.
Allinputsandoutputsaresynchronizedwiththerisingedgeoftheclockinput.
Thedatapathsareinternallypipelinedtoachieveveryhighbandwidth.
AllinputandoutputvoltagelevelsarecompatiblewithLVTTL.
Programmableoptionsincludethelengthofpipeline(Readlatencyof2or3),thenumberofconsecutivereadorwritecyclesinitiatedbyasinglecontrolcommand(Burstlengthof1,2,4,8orfullpage),andtheburstcountsequence(se-quentialorinterleave).
Aburstofreadorwritecyclesinprogresscanbeterminatedbyaburstterminatecommandorcanbeinterruptedandreplacedbyanewburstreadorwritecommandonanycycle.
(Thispipelineddesignisnotre-strictedbya'2N'rule)FEATURESThisproductisincompliancewiththedirectivepertainingofRoHS.
ORDERINGINFORMATION1.
H57V1262GFR-XXCSeries:Normalpower,CommercialTemp.
(0oCto70oC)2.
H57V1262GFR-XXISeries:Normalpower,IndustrialTemp.
(-40oCto85oC)3.
H57V1262GFR-XXLSeries:Lowpower,CommercialTemp.
(0oCto70oC)4.
H57V1262GFR-XXJSeries:Lowpower,IndustrialTemp.
(-40oCto85oC)PartNo.
ClockFrequencyOrganizationInterfacePackageH57V1262GFR-50X200MHz4Banksx2Mbitsx16LVTTL54BallFBGAH57V1262GFR-60X166MHzH57V1262GFR-70X143MHzH57V1262GFR-75X133MHzVoltage:VDDandVDDQ3.
3VsupplyvoltageAlldevicepinsarecompatiblewithLVTTLinterface54BallFBGA(LeadorLeadFreePackage)AllinputsandoutputsreferencedtopositiveedgeofsystemclockDatamaskfunctionbyUDQM,LDQMInternalfourbanksoperationAutorefreshandselfrefresh4096Refreshcycles/64msProgrammableBurstLengthandBurstType-1,2,4,8orfullpageforSequentialBurst-1,2,4or8forInterleaveBurstProgrammableCASLatency;2,3ClocksBurstReadSingleWriteoperationOperationtemperatureHY5V26F(L)F(P)-XXSeries:0~70oCHY5V26F(L)F(P)-X(I)Series:-40~85oCRev.
1.
0/Aug.
20093SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesBALLCONFIGURATION54BallFBGA0.
8mmBallPitch987321ABCDEFGHJ54BallFBGA0.
8mmBallPitch987321ABCDEFGHJHJBCDAGFEVSSDQ14DQ12DQ10DQ8UDQMNCA8VSSDQ15DQ13DQ11DQ9NCCLKA11A7A5VSSQVDDQVSSQVDDQVSSCKEA9A6A4VDDQVSSQVDDQVSSQVDD/CASBA0A0A3DQ0DQ2DQ4DQ6LDQM/RASBA1A1A2VDDDQ1DQ3DQ5DQ7/WE/CSA10VDD123789Rev.
1.
0/Aug.
20094SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesFUNCTIONALBLOCKDIAGRAM2Mbitx4banksx16I/OSynchronousDRAMInternalRowCounterColumnPreDecoderColumnAddCounterSelfrefreshlogic&timerSenseAMP&I/OGateI/OBuffer&LogicAddressRegisterBurstCounterModeRegisterStateMachineAddressBuffersBankSelectColumnActiveRowActiveCASLatencyCLKCKECSRASCASWEU/LDQMA0A1BA1BA0A11RowPreDecoderRefreshDQ0DQ15X-DecoderX-DecoderX-DecoderX-DecoderY-Decoder2Mx16BANK02Mx16BANK12Mx16BANK22Mx16BANK3MemoryCellArrayDataOutControlPipeLineControlRev.
1.
0/Aug.
20095SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesBASICFUNCTIONALDESCRIPTIONModeRegisterBA1BA0A11A10A9A8A7A6A5A4A3A2A1A00000OPCode00CASLatencyBTBurstLengthOPCodeA9WriteMode0BurstReadandBurstWrite1BurstReadandSingleWriteBurstTypeA3BurstType0Sequential1InterleaveBurstLengthA2A1A0BurstLengthA3=0A3=100011001220104401188100ReservedReserved101ReservedReserved110ReservedReserved111FullPageReservedCASLatencyA6A5A4CASLatency000Reserved001101020113100Reserved101Reserved110Reserved111ReservedRev.
1.
0/Aug.
20096SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesABSOLUTEMAXIMUMRATINGNotes:1.
Commercial(0~70oC)2.
Industrial(-40~85oC)DCOPERATINGCONDITIONNotes:1.
AllvoltagesarereferencedtoVSS=0V2.
VIH(max)isacceptable5.
6VACpulsewidthwith1ns,then[(tR+tF)/2-1]nsshouldbeaddedtotheparameter.
2.
Accesstimetobemeasuredwithinputsignalsof1V/nsedgerate,from0.
8Vto0.
2V.
IftR>1ns,then(tR/2-0.
5)nsshouldbeaddedtotheparameter.
ParameterSym-bol567HUnitNoteMinMaxMinMaxMinMaxMinMaxSystemClockCycleTimeCL=3tCK35.
010006.
010007.
010007.
51000nsCL=2tCK2---10nsClockHighPulseWidthtCHW1.
75-2.
0-2.
0-2.
5-ns1ClockLowPulseWidthtCLW1.
75-2.
0-2.
0-2.
5-ns1AccessTimeFromClockCL=3tAC3-4.
5-5.
4-5.
4-5.
4ns2CL=2tAC26.
0nsData-outHoldTimetOH2.
0-2.
0-2.
5-2.
7-nsData-InputSetupTimetDS1.
5-1.
5-1.
5-1.
5-ns1Data-InputHoldTimetDH0.
8-0.
8-0.
8-0.
8-ns1AddressSetupTimetAS1.
5-1.
5-1.
5-1.
5-ns1AddressHoldTimetAH0.
8-0.
8-0.
8-0.
8-ns1CKESetupTimetCKS1.
5-1.
5-1.
5-1.
5-ns1CKEHoldTimetCKH0.
8-0.
8-0.
8-0.
8-ns1CommandSetupTimetCS1.
5-1.
5-1.
5-1.
5-ns1CommandHoldTimetCH0.
8-0.
8-0.
8-0.
8-ns1CLKtoDataOutputinLow-ZTimetOLZ1.
0-1.
0-1.
5-1.
5-nsCLKtoDataOutputinHigh-ZTimeCL=3tOHZ3-4.
5-5.
4-5.
4-5.
4nsCL=2tOHZ26.
0nsRev.
1.
0/Aug.
200910SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesACCHARACTERISTICSII(ACoperatingconditionsunlessotherwisenoted)Note:1.
AnewcommandcanbegiventRRCafterselfrefreshexit.
ParameterSymbol567HUnitNoteMinMaxMinMaxMinMaxMinMaxRASCycleTimeOperationtRC55-60-63-63-nsRASCycleTimeAutoRefreshtRRC55-60-63-63-nsRAStoCASDelaytRCD15-18-20-20-nsRASActiveTimetRAS38.
7100K42100K42100K42120KnsRASPrechargeTimetRP15-18-20-20-nsRAStoRASBankActiveDelaytRRD10-12-14-15-nsCAStoCASDelaytCCD1-1-1-1-CLKWriteCommandtoData-InDelaytWTL0-0-0-0-CLKData-intoPrechargeCommandtDPL2-2-2-2-CLKData-IntoActiveCommandtDALtDPL+tRPDQMtoData-OutHi-ZtDQZ2-2-2-2-CLKDQMtoData-InMasktDQM0-0-0-0-CLKMRStoNewCommandtMRD2-2-2-2-CLKPrechargetoDataOutputHigh-ZCL=3tPROZ33-3-3-3-CLKCL=2tPROZ22-CLKPowerDownExitTimetDPE1-1-1-1-CLKSelfRefreshExitTimetSRE1-1-1-1-CLK1RefreshTimetREF-64-64-64-64msRev.
1.
0/Aug.
200911SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesCOMMANDTRUTHTABLECommandCKEn-1CKEnCSRASCASWEDQMADDRA10/APBANoteModeRegisterSetHXLLLLXOPcodeNoOperationHXHXXXXXLHHHBankActiveHXLLHHXRAVReadHXLHLHXCALVReadwithAutoprechargeHWriteHXLHLLXCALVWritewithAutoprechargeHPrechargeAllBanksHXLLHLXXHXPrechargeselectedBankLVBurstStopHXLHHLXXDQMHXVXAutoRefreshHHLLLHXXBurst-Read-Single-WRITEHXLLLLXA9ballHigh(OtherballsOPcode)MRSModeSelfRefresh1EntryHLLLLHXXExitLHHXXXXLHHHPrechargepowerdownEntryHLHXXXXXLHHHExitLHHXXXXLHHHClockSuspendEntryHLHXXXXXLVVVExitLHXXRev.
1.
0/Aug.
200912SynchronousDRAMMemory128Mbit(8Mx16bit)H57V1262GFRSeriesPACKAGEINFORMATION54BallFBGA8.
0mmx8.
0mmUnit[mm]0.
8±0.
1BottomView0.
35+0.
025/-0.
050.
80Typ.
0.
80Typ.
1.
0max0.
45+/-0.
05A1INDEXMARK1.
608.
00Typ.
0.
8±0.
18.
00Typ.
6.
46.
4
无忧云：洛阳/大连BGP云服务器38.4元/月,雅安物理机服务器315元/月起,香港荃湾CN2限时5折优惠
无忧云怎么样?无忧云是一家成立于2017年的老牌商家旗下的服务器销售品牌，现由深圳市云上无忧网络科技有限公司运营，是正规持证IDC/ISP/IRCS商家，主要销售国内、中国香港、国外服务器产品，线路有腾讯云国外线路、自营香港CN2线路等，都是中国大陆直连线路，非常适合免备案建站业务需求和各种负载较高的项目，同时国内服务器也有多个BGP以及高防节点，目前商家开启了夏日清凉补贴活动，商家的机器还是非常...
腾讯云新用户省钱秘笈购买云服务器
目前国内云计算市场竞争异常激烈，尤其是国内的腾讯云、阿里云、景安等商家促销活动一波接一波的进行，对于有需要的用户确实得到不小的实惠。但是这样给予国内的主机商确实是比较大的打击，毕竟这些商家的背景和实例强劲，即便是贴本补贴优惠，也是不怕的。前两年阿里一家各种活动促销，确实在国内市场占据主要的市场地位，腾讯云开始两年没有较大的吸引用户，不过这两年的发展还是比较稳健的。我们很多网友在之前肯定也享受到一些...
华圣云 HuaSaint-阿里云国际站一级分销商，只需一个邮箱即可注册国际账号，可代充值
简介华圣云 HuaSaint是阿里云国际版一级分销商（诚招募二级代理）,专业为全球企业客户与个人开发者提供阿里云国际版开户注册、认证、充值等服务，通过HuaSaint开通阿里云国际版只需要一个邮箱，不需要PayPal信用卡，不需要买海外电话卡，绝对的零门槛，零风险官方网站：www.huasaint.com企业名：huaSaint Tech Limited阿里云国际版都有什么优势?阿里云国际版的产品...
ios8.1.3为你推荐
-
dominavimasios7支持ipadxp如何关闭445端口系统怎么关闭445端口netbios端口如何组织netbios端口的外部通信photoshop技术photoshop技术对哪些工作有用？ipad连不上wifiipad无法加入网络怎么回事勒索病毒win7补丁求问win7 64位旗舰版怎么预防勒索病毒win10445端口WIN7怎么打开3306端口css下拉菜单html+css下拉菜单怎么制作itunes备份怎么使用iTunes备份