functionscss
css下拉菜单 时间:2021-02-11 阅读:()
CustomSiliconSolutions,Inc.
20091Ver.
1.
2–July2009cssCustomSiliconSolutions,Inc.
CSS555(C)MicropowerTimer(SPICEModel)OverviewTheanalogsectionoftheCSS555(andCSS555C)containsamicro-powerversionofthestandard555Timer.
ItisdesignedinanadvancedCMOSprocessandincludesprogrammableoptionssoitcanbeconfiguredtofittheintendedapplication.
Speed,power,triplevelsandcountersettingsarestoredinaninternalEEPROM.
Toassistboardleveldesign,aSPICEmodelforCSS's555Timerhasbeendeveloped.
Itprovidesasimulationcapabilityatthecomponentlevel.
Tomakeitportableacrossmanysimulators,itusesonlyLevel1devicemodels.
ThecomparatorsaremodeledwithBLMgainblockstoreducesimulationtime.
Evenwiththesesimplifications,themodelprovidesaverygoodrepresentationoftherealIC.
TheCSS555Timermodelincludes:1)SupplyCurrent(overVDD)2)InputSwitchLevels3)PropagationDelayTime4)OutputDrive(overtemperatureandVDD)5)ESDClampDiodesandPadCapacitanceThepowerandtriplevelsettingschangetheIC'ssupplycurrent,propagationdelayandtriplevelparameters.
SeparateSPICEmodelfilesareprovidedforeachcombinationofpowerandtriplevelsettings.
Thetableshownbelow(Table1)liststheavailablemodels.
SPICEModelPowerSettingTripLevelsCSS555CSS555CMicroStandardCSS555_uPwr_StdLevCSS555C_uPwr_StdLevMicroLowVoltageCSS555_uPwr_LowVLevCSS555C_uPwr_LowVLevLowStandardCSS555_LowPwr_StdLevCSS555C_LowPwr_StdLevLowLowVoltageCSS555_LowPwr_LowVLevCSS555C_LowPwr_LowVLevTable1BlockDiagramAsimplifiedblockdiagramofa555timerisshown,forreference,inFigure1.
Figure1ApplicationNoteAN555-2ControlVoltage_+Comp_+CompRSQQResetFlipFlopVDDTriggerOutputThresholdVHVLR1R2R3ResetVSS156482Discharge37555TimerCustomSiliconSolutions,Inc.
20092Ver.
1.
2–July2009CSS555(C)MicropowerTimer(SPICEModel)CSS555SPICEModelTheCSS555SPICEmodelhasbeenstructuredtoprovideanaccuratemodelthatrunsquicklyandiscompatiblewithmostSPICEsimulators.
ItincludestheanalogportionoftheICandcoversmostoftheimportantelectricalcharacteristics,includingsupplycurrent,inputlevels,outputdriveandpropagationdelay.
Themodelcanbeusedoverawideoperatingrange:VDD=1.
2Vto5.
5V,Temperature=-40°Cto+85°C.
Mostofthedeviceparametersarevalidacrossthisrange.
Modelsfordifferentconfigurationsettings(power&triplevels)arealsoprovided,alongwithtablestoadjustthemodelsforworst-caseconditions.
AsummaryofthefunctionsandparametersincludedinthemodelisshowninTable2.
AschematicofthemodelisprovidedinAppendixA.
ModelSummaryParameter/FunctionSymbolDescriptionComponentsSupplyCurrentIDD0Supplycurrent(Standbymode)R3,R4,R5,IBIAS,RBIAS,D8(A/B/C)ResetInputLevelsVRSTCMOSinputswitchlevelMP4,MN4,Level1modelsTripLevelsVTRIG,VCTRLResistordivider(1/3,2/3or10%,90%ofVDD)R3,R4,R5InputComparatorsVoltagelimitersIdealvoltagegainblocksRC+DiodeclampsEC1,EC2(AV=1000)R1,DL1P,DL1N&R2,DL2P,DL2NRSFlipFlopCMOSNORGates(NOR2&NOR3)RCdelayinfeedbackpathLevel1MOSFETmodelsRNR2D,CNR2D,RNR3D,CNR3DDelayTimetDLYDelayfromTRIG/VTinputstoTimerOutputR1,CD1;R2,CD2;RDLY,CDLYTimerOutputDriverVOL,VOHCMOSoutputdriverMP3,MN3,Level1modelsDischargeOutputVDISOpendrainoutputMN7,Level1modelESDClampDiodesInputprotectiondiodes,Pins2-7DN2–DN7,DP2–DP7Note:Componentandmodelvaluesarecenteredforoperationat3.
0V,25°CTable2SupplyCurrent(IDD0)Thestaticsupplycurrentismadeupofthreecomponents:thetriplevelresistordivider,thecomparatorsandthebiascurrentgenerator(forthecomparators).
Thefirstcomponentislinearlyproportionaltothesupplyvoltageandmodeledbythedivider(R3,R4,&R5).
ThelasttwocomponentsarelumpedtogetherandmodeledbyaDCcurrentsource(IBIAS)andaresistor(RBIAS)acrossthesupply.
DiodesD8A,D8BandD8ChavebeenincludedtoshuntIBIAStoVSSwhenVDDislessthan0.
5V.
ThevaluesofIBIASandRBIASdependonthepowersetting.
Thisrelativelysimplemodelprovidesareasonablyaccuratemodelofthestaticsupplycurrentforsupplyvoltagesfrom0Vto5.
5V.
Thebiascurrentgeneratoristemperaturecompensatedtokeepthecomparatorspeedrelativelyconstantovertemperature.
Sincethesupplycurrentisaweakfunctionoftemperature(andnotlinear),theCSS555modeldoesnotincludeatemperaturecoefficientforIDD0.
Formostapplications,thetransientorswitchingcurrentisasmallcomponentofthetotalcurrent.
TheRSflip-flopandoutputdriverareincludedinthiscomponent.
Thecurrentrequiredtodriveoff-chipdevicesisoftenthedominantcomponentoftheswitchingcurrentandisincludedinthemodelbywayoftheoutputdriver(MOSFETMP3).
ResetInputTheResetinputdrivesaCMOSinverter.
ItismodeledbyMP4andMN4.
TheratioofthePchandNchW/L'sprovideaswitchlevelofapproximatelyxVDD.
Inputleakagecurrent(IL)intherealdeviceistypicallylessthan1nAandcanbepositiveornegative.
SinceIListypicallynegligibleandmaybeeitherpolarity,itisnotincludedinthemodel.
TripLevels(VCTRL&VTRIG)ThestandardupperandlowertriplevelsarexVDDandxVDD.
TheyaregeneratedbytheresistordividerformedbyR3,R4andR5.
Tominimizepower,eachresistoris2.
5M.
Togainmore"headroom"forthecomparatorsatlowsupplylevels,thetriplevelscanbechangedto0.
9xVDDand0.
1xVDD.
Forthisconfiguration,R3,R4andR5arechangedto750K,6.
0Mand750Krespectively.
(Thetotalseriesresistanceremains7.
5M.
)AN555-2CustomSiliconSolutions,Inc.
20093Ver.
1.
2–July2009CSS555(C)MicropowerTimer(SPICEModel)CSS555SPICEModel(continued)InputComparatorsTheinputcomparatorsaremodeledwithidealgainelements(EC1andEC2).
Theyare"E"componentswithavoltagegainof1000.
(Therealcomparatorsuseafolded-cascodetopologyandareoperatedinasub-thresholdregion.
Level1modelsarenotveryaccurateforthisregion,soidealgainblockswereusedinstead.
Thegainelementsalsoprovideashortersimulationruntime.
)Eachgainelementisfollowedbya"Limiter"circuit.
AnRCfilter(RN,CDN)limitsthemaximumslewrateandaddsasmalldelay.
Diodes(DLNN&DLPN)clampthecomparatoroutputvoltageifitgoesbelow(VSS–0.
5V)orabove(VDD+0.
5V).
RSFlip-FlopTheRSflip-flopismodeledbytwocross-coupledCMOSNORgates,justliketheactualcircuit.
Itssimulatedspeed,inputlevelsandswitchingcurrentareaccuratelymodeledoversupplyvoltageandtemperature.
Thefeedbackpathsincludea10nsRCdelaytoimproveconvergence.
PropagationDelayTimeThepropagationdelayfromthetimerinput(TRIGGERorTHRESHOLD)tothetimerOUTPUTisdominatedbythespeedofthecomparators.
ItislumpedintoasingleRCdelaybetweentheRSflip-flopandoutputdriver.
AmoreaccuratelocationwouldplaceanRCdelaycircuitaftereachlimiter.
However,aslowsignaldrivingaflip-flopinputcancauseconvergenceproblemsduetothefeedbackwithintheflip-flop.
Forthatreason,thedelayislocatedaftertheflip-flop.
Thedownsidetothislocationistheincreasedsensitivitytoanarrowglitchattheinputs.
Therealcircuitwillfilteroutglitchesthatthemodelwillrespondto.
OutputDriversThetwooutputs,"OUTPUT"and"DISCHARGE",aremodeledwithlevel1MOSFET's.
Theirdrivestrengthsareautomaticallyadjustedforbothsupplyvoltageandtemperature.
ThemodelshavebeencenteredforoperationatVDD=3.
0Vand25°C.
ThedrivestrengthoftheOUTPUTpinisbalanced.
(Itssinkandsourcecurrentsareapproximatelyequal.
)Tocheckthemodel,forcetheoutputcurrentto±4mAwithVDD=3.
0Vandtemperature=25°C.
Theoutputvoltageshouldbe:VOL~152mVandVOH~(VDD-145mV).
At85°C,theoutputvoltageshouldbe:VOL~185mVandVOH~(VDD-175mV).
(~20%increaseinRON.
)IntherealCSS555IC,theoutputdriveremploysa"Break-Before-Make"pre-driver.
ThispreventsthelargecurrentspikesthatcanoccurifbothoutputFET'sareonduringtheswitchingtime.
Thepre-driverdelaystheturn-onsignaluntiltheFETthatwasonturnscompletelyoff.
Forsimplicity,thepre-driverismodeledwiththreecascadedinverters.
Itdoesnotincludethe"Break-Before-Make"logic.
Thereforethemodelwilltendtooverestimatetheswitchingcurrent.
Tomakeitmorerealistic,thefirststageofthepre-driverispoweredby"BufferedVDD".
ItsswitchingcurrentisnotincludedwithVDD.
Theinputsignaltothepre-drivercomesdirectlyfromtheRCdelaycircuitandisveryslow,whichisnotthecaseintherealcircuit.
Theslowriseandfalltimesgeneratehigherswitchingcurrentsthanwhatwouldbeseenwiththerealcircuit.
InputProtectionDiodesandPadCapacitanceVirtuallyallCMOSIC'shaveclampdiodesontheirI/OpinstopreventdamageduetoESD.
Clampdiodeshavebeenincludedinthismodel.
IfanI/OpinisforcedaboveVDDorbelowVSS,theclampdiodewillconductheavilyandlimitthevoltageatthepin.
Thediode'sseriesresistanceisabout5ohms.
Eachpadhasapproximately5pFcapacitancetoVSS.
ConvergenceErrorsThefeedbackpathintheRSflip-flopwilloccasionallycauseconvergenceproblems.
Ifthecircuitfailstoconverge,trythefollowing:1)Increasethe"TransientTimePointIterationLimit"(suggestatleast25)2)Decreasethe"RelativeAccuracy"3)Changethe"MaximumStepSize"(suggest1nsto100ns)4)Enable"GMINStepping"(ifavailable)5)IncreasethesupplyvoltageAN555-2CustomSiliconSolutions,Inc.
20094Ver.
1.
2–July2009CSS555(C)MicropowerTimer(SPICEModel)CSS555SPICEModel(continued)WorstCaseModelsThemodelssuppliedfortheCSS555deviceare"Typical"models.
Themodelparametersarecenteredforanaveragedevice.
Itisfairlystraightforwardtomodifythemodelforworst-casespeed,power,delayandoutputdriveconditions.
Theseparametersaregenerallydominatedbyoneortwocomponentsorprocessparameters.
Thefollowingtablesshowthechangestothemodeltocoverworst-caseconditions.
(Theworst-casemodelparametersarebasedonstatisticaldatafortheCSS555deviceandthewaferprocess.
Theyareapproximations.
Theyrepresentathree-sigmavariationbasedonavailabledata.
)Micro-power,StandardTripLevelsParameterSymbolComponentsSlowSpeedLowPowerTypicalFastSpeedHighPowerSupplyCurrentIDD0RBIAS,IBIAS2.
90M,1.
0uA2.
25M,1.
4uA1.
70M,1.
9uATripLevelsVTRIG,VCTRLR3,R4,R53.
0,3.
03,3.
0M2.
5,2.
5,2.
5M2.
0,1.
97,2.
0MDelayTimetDLYRDLY,CDLY2.
4M,1pF2.
0M,1pF1.
6M,1pFTimerOutputDriverVOL,VOHMP3,MN3(KPinmodel)2.
1E-5,6.
0E-52.
6E-5,7.
0E-53.
1E-5,8.
0E-5DischargeOutputVDISMN7(KPinmodel)6.
0E-57.
0E-58.
0E-5Table3ALow-power,StandardTripLevelsParameterSymbolComponentsSlowSpeedLowPowerTypicalFastSpeedHighPowerSupplyCurrentIDD0RBIAS,IBIAS520K,6.
9uA400K,9.
3uA300K,12.
5uATripLevelsVTRIG,VCTRLR3,R4,R53.
0,3.
03,3.
0M2.
5,2.
5,2.
5M2.
0,1.
97,2.
0MDelayTimetDLYRDLY,CDLY600K,1pF500K,1pF400K,1pFTimerOutputDriverVOL,VOHMP3,MN3(KPinmodel)2.
1E-5,6.
0E-52.
6E-5,7.
0E-53.
1E-5,8.
0E-5DischargeOutputVDISMN7(KPinmodel)6.
0E-57.
0E-58.
0E-5Table3BMicro-power,LowVoltageTripLevelsParameterSymbolComponentsSlowSpeedLowPowerTypicalFastSpeedHighPowerSupplyCurrentIDD0RBIAS,IBIAS2.
90M,1.
0uA2.
25M,1.
4uA1.
70M,1.
9uATripLevelsVTRIG,VCTRLR3,R4,R50.
60,4.
85,0.
60M0.
75,6.
0,0.
75M0.
90,7.
13,0.
90MDelayTimetDLYRDLY,CDLY2.
4M,1pF2.
0M,1pF1.
6M,1pFTimerOutputDriverVOL,VOHMP3,MN3(KPinmodel)2.
1E-5,6.
0E-52.
6E-5,7.
0E-53.
1E-5,8.
0E-5DischargeOutputVDISMN7(KPinmodel)6.
0E-57.
0E-58.
0E-5Table3CLow-power,LowVoltageTripLevelsParameterSymbolComponentsSlowSpeedLowPowerTypicalFastSpeedHighPowerSupplyCurrentIDD0RBIAS,IBIAS520K,6.
9uA400K,9.
3uA300K,12.
5uATripLevelsVTRIG,VCTRLR3,R4,R50.
60,4.
85,0.
60M0.
75,6.
0,0.
75M0.
90,7.
13,0.
90MDelayTimetDLYRDLY,CDLY600K,1pF500K,1pF400K,1pFTimerOutputDriverVOL,VOHMP3,MN3(KPinmodel)2.
1E-5,6.
0E-52.
6E-5,7.
0E-53.
1E-5,8.
0E-5DischargeOutputVDISMN7(KPinmodel)6.
0E-57.
0E-58.
0E-5Table3DAN555-2CustomSiliconSolutions,Inc.
20095Ver.
1.
2–July2009CSS555(C)MicropowerTimer(SPICEModel)CSS555SPICEModelSchematicAN555-2
20091Ver.
1.
2–July2009cssCustomSiliconSolutions,Inc.
CSS555(C)MicropowerTimer(SPICEModel)OverviewTheanalogsectionoftheCSS555(andCSS555C)containsamicro-powerversionofthestandard555Timer.
ItisdesignedinanadvancedCMOSprocessandincludesprogrammableoptionssoitcanbeconfiguredtofittheintendedapplication.
Speed,power,triplevelsandcountersettingsarestoredinaninternalEEPROM.
Toassistboardleveldesign,aSPICEmodelforCSS's555Timerhasbeendeveloped.
Itprovidesasimulationcapabilityatthecomponentlevel.
Tomakeitportableacrossmanysimulators,itusesonlyLevel1devicemodels.
ThecomparatorsaremodeledwithBLMgainblockstoreducesimulationtime.
Evenwiththesesimplifications,themodelprovidesaverygoodrepresentationoftherealIC.
TheCSS555Timermodelincludes:1)SupplyCurrent(overVDD)2)InputSwitchLevels3)PropagationDelayTime4)OutputDrive(overtemperatureandVDD)5)ESDClampDiodesandPadCapacitanceThepowerandtriplevelsettingschangetheIC'ssupplycurrent,propagationdelayandtriplevelparameters.
SeparateSPICEmodelfilesareprovidedforeachcombinationofpowerandtriplevelsettings.
Thetableshownbelow(Table1)liststheavailablemodels.
SPICEModelPowerSettingTripLevelsCSS555CSS555CMicroStandardCSS555_uPwr_StdLevCSS555C_uPwr_StdLevMicroLowVoltageCSS555_uPwr_LowVLevCSS555C_uPwr_LowVLevLowStandardCSS555_LowPwr_StdLevCSS555C_LowPwr_StdLevLowLowVoltageCSS555_LowPwr_LowVLevCSS555C_LowPwr_LowVLevTable1BlockDiagramAsimplifiedblockdiagramofa555timerisshown,forreference,inFigure1.
Figure1ApplicationNoteAN555-2ControlVoltage_+Comp_+CompRSQQResetFlipFlopVDDTriggerOutputThresholdVHVLR1R2R3ResetVSS156482Discharge37555TimerCustomSiliconSolutions,Inc.
20092Ver.
1.
2–July2009CSS555(C)MicropowerTimer(SPICEModel)CSS555SPICEModelTheCSS555SPICEmodelhasbeenstructuredtoprovideanaccuratemodelthatrunsquicklyandiscompatiblewithmostSPICEsimulators.
ItincludestheanalogportionoftheICandcoversmostoftheimportantelectricalcharacteristics,includingsupplycurrent,inputlevels,outputdriveandpropagationdelay.
Themodelcanbeusedoverawideoperatingrange:VDD=1.
2Vto5.
5V,Temperature=-40°Cto+85°C.
Mostofthedeviceparametersarevalidacrossthisrange.
Modelsfordifferentconfigurationsettings(power&triplevels)arealsoprovided,alongwithtablestoadjustthemodelsforworst-caseconditions.
AsummaryofthefunctionsandparametersincludedinthemodelisshowninTable2.
AschematicofthemodelisprovidedinAppendixA.
ModelSummaryParameter/FunctionSymbolDescriptionComponentsSupplyCurrentIDD0Supplycurrent(Standbymode)R3,R4,R5,IBIAS,RBIAS,D8(A/B/C)ResetInputLevelsVRSTCMOSinputswitchlevelMP4,MN4,Level1modelsTripLevelsVTRIG,VCTRLResistordivider(1/3,2/3or10%,90%ofVDD)R3,R4,R5InputComparatorsVoltagelimitersIdealvoltagegainblocksRC+DiodeclampsEC1,EC2(AV=1000)R1,DL1P,DL1N&R2,DL2P,DL2NRSFlipFlopCMOSNORGates(NOR2&NOR3)RCdelayinfeedbackpathLevel1MOSFETmodelsRNR2D,CNR2D,RNR3D,CNR3DDelayTimetDLYDelayfromTRIG/VTinputstoTimerOutputR1,CD1;R2,CD2;RDLY,CDLYTimerOutputDriverVOL,VOHCMOSoutputdriverMP3,MN3,Level1modelsDischargeOutputVDISOpendrainoutputMN7,Level1modelESDClampDiodesInputprotectiondiodes,Pins2-7DN2–DN7,DP2–DP7Note:Componentandmodelvaluesarecenteredforoperationat3.
0V,25°CTable2SupplyCurrent(IDD0)Thestaticsupplycurrentismadeupofthreecomponents:thetriplevelresistordivider,thecomparatorsandthebiascurrentgenerator(forthecomparators).
Thefirstcomponentislinearlyproportionaltothesupplyvoltageandmodeledbythedivider(R3,R4,&R5).
ThelasttwocomponentsarelumpedtogetherandmodeledbyaDCcurrentsource(IBIAS)andaresistor(RBIAS)acrossthesupply.
DiodesD8A,D8BandD8ChavebeenincludedtoshuntIBIAStoVSSwhenVDDislessthan0.
5V.
ThevaluesofIBIASandRBIASdependonthepowersetting.
Thisrelativelysimplemodelprovidesareasonablyaccuratemodelofthestaticsupplycurrentforsupplyvoltagesfrom0Vto5.
5V.
Thebiascurrentgeneratoristemperaturecompensatedtokeepthecomparatorspeedrelativelyconstantovertemperature.
Sincethesupplycurrentisaweakfunctionoftemperature(andnotlinear),theCSS555modeldoesnotincludeatemperaturecoefficientforIDD0.
Formostapplications,thetransientorswitchingcurrentisasmallcomponentofthetotalcurrent.
TheRSflip-flopandoutputdriverareincludedinthiscomponent.
Thecurrentrequiredtodriveoff-chipdevicesisoftenthedominantcomponentoftheswitchingcurrentandisincludedinthemodelbywayoftheoutputdriver(MOSFETMP3).
ResetInputTheResetinputdrivesaCMOSinverter.
ItismodeledbyMP4andMN4.
TheratioofthePchandNchW/L'sprovideaswitchlevelofapproximatelyxVDD.
Inputleakagecurrent(IL)intherealdeviceistypicallylessthan1nAandcanbepositiveornegative.
SinceIListypicallynegligibleandmaybeeitherpolarity,itisnotincludedinthemodel.
TripLevels(VCTRL&VTRIG)ThestandardupperandlowertriplevelsarexVDDandxVDD.
TheyaregeneratedbytheresistordividerformedbyR3,R4andR5.
Tominimizepower,eachresistoris2.
5M.
Togainmore"headroom"forthecomparatorsatlowsupplylevels,thetriplevelscanbechangedto0.
9xVDDand0.
1xVDD.
Forthisconfiguration,R3,R4andR5arechangedto750K,6.
0Mand750Krespectively.
(Thetotalseriesresistanceremains7.
5M.
)AN555-2CustomSiliconSolutions,Inc.
20093Ver.
1.
2–July2009CSS555(C)MicropowerTimer(SPICEModel)CSS555SPICEModel(continued)InputComparatorsTheinputcomparatorsaremodeledwithidealgainelements(EC1andEC2).
Theyare"E"componentswithavoltagegainof1000.
(Therealcomparatorsuseafolded-cascodetopologyandareoperatedinasub-thresholdregion.
Level1modelsarenotveryaccurateforthisregion,soidealgainblockswereusedinstead.
Thegainelementsalsoprovideashortersimulationruntime.
)Eachgainelementisfollowedbya"Limiter"circuit.
AnRCfilter(RN,CDN)limitsthemaximumslewrateandaddsasmalldelay.
Diodes(DLNN&DLPN)clampthecomparatoroutputvoltageifitgoesbelow(VSS–0.
5V)orabove(VDD+0.
5V).
RSFlip-FlopTheRSflip-flopismodeledbytwocross-coupledCMOSNORgates,justliketheactualcircuit.
Itssimulatedspeed,inputlevelsandswitchingcurrentareaccuratelymodeledoversupplyvoltageandtemperature.
Thefeedbackpathsincludea10nsRCdelaytoimproveconvergence.
PropagationDelayTimeThepropagationdelayfromthetimerinput(TRIGGERorTHRESHOLD)tothetimerOUTPUTisdominatedbythespeedofthecomparators.
ItislumpedintoasingleRCdelaybetweentheRSflip-flopandoutputdriver.
AmoreaccuratelocationwouldplaceanRCdelaycircuitaftereachlimiter.
However,aslowsignaldrivingaflip-flopinputcancauseconvergenceproblemsduetothefeedbackwithintheflip-flop.
Forthatreason,thedelayislocatedaftertheflip-flop.
Thedownsidetothislocationistheincreasedsensitivitytoanarrowglitchattheinputs.
Therealcircuitwillfilteroutglitchesthatthemodelwillrespondto.
OutputDriversThetwooutputs,"OUTPUT"and"DISCHARGE",aremodeledwithlevel1MOSFET's.
Theirdrivestrengthsareautomaticallyadjustedforbothsupplyvoltageandtemperature.
ThemodelshavebeencenteredforoperationatVDD=3.
0Vand25°C.
ThedrivestrengthoftheOUTPUTpinisbalanced.
(Itssinkandsourcecurrentsareapproximatelyequal.
)Tocheckthemodel,forcetheoutputcurrentto±4mAwithVDD=3.
0Vandtemperature=25°C.
Theoutputvoltageshouldbe:VOL~152mVandVOH~(VDD-145mV).
At85°C,theoutputvoltageshouldbe:VOL~185mVandVOH~(VDD-175mV).
(~20%increaseinRON.
)IntherealCSS555IC,theoutputdriveremploysa"Break-Before-Make"pre-driver.
ThispreventsthelargecurrentspikesthatcanoccurifbothoutputFET'sareonduringtheswitchingtime.
Thepre-driverdelaystheturn-onsignaluntiltheFETthatwasonturnscompletelyoff.
Forsimplicity,thepre-driverismodeledwiththreecascadedinverters.
Itdoesnotincludethe"Break-Before-Make"logic.
Thereforethemodelwilltendtooverestimatetheswitchingcurrent.
Tomakeitmorerealistic,thefirststageofthepre-driverispoweredby"BufferedVDD".
ItsswitchingcurrentisnotincludedwithVDD.
Theinputsignaltothepre-drivercomesdirectlyfromtheRCdelaycircuitandisveryslow,whichisnotthecaseintherealcircuit.
Theslowriseandfalltimesgeneratehigherswitchingcurrentsthanwhatwouldbeseenwiththerealcircuit.
InputProtectionDiodesandPadCapacitanceVirtuallyallCMOSIC'shaveclampdiodesontheirI/OpinstopreventdamageduetoESD.
Clampdiodeshavebeenincludedinthismodel.
IfanI/OpinisforcedaboveVDDorbelowVSS,theclampdiodewillconductheavilyandlimitthevoltageatthepin.
Thediode'sseriesresistanceisabout5ohms.
Eachpadhasapproximately5pFcapacitancetoVSS.
ConvergenceErrorsThefeedbackpathintheRSflip-flopwilloccasionallycauseconvergenceproblems.
Ifthecircuitfailstoconverge,trythefollowing:1)Increasethe"TransientTimePointIterationLimit"(suggestatleast25)2)Decreasethe"RelativeAccuracy"3)Changethe"MaximumStepSize"(suggest1nsto100ns)4)Enable"GMINStepping"(ifavailable)5)IncreasethesupplyvoltageAN555-2CustomSiliconSolutions,Inc.
20094Ver.
1.
2–July2009CSS555(C)MicropowerTimer(SPICEModel)CSS555SPICEModel(continued)WorstCaseModelsThemodelssuppliedfortheCSS555deviceare"Typical"models.
Themodelparametersarecenteredforanaveragedevice.
Itisfairlystraightforwardtomodifythemodelforworst-casespeed,power,delayandoutputdriveconditions.
Theseparametersaregenerallydominatedbyoneortwocomponentsorprocessparameters.
Thefollowingtablesshowthechangestothemodeltocoverworst-caseconditions.
(Theworst-casemodelparametersarebasedonstatisticaldatafortheCSS555deviceandthewaferprocess.
Theyareapproximations.
Theyrepresentathree-sigmavariationbasedonavailabledata.
)Micro-power,StandardTripLevelsParameterSymbolComponentsSlowSpeedLowPowerTypicalFastSpeedHighPowerSupplyCurrentIDD0RBIAS,IBIAS2.
90M,1.
0uA2.
25M,1.
4uA1.
70M,1.
9uATripLevelsVTRIG,VCTRLR3,R4,R53.
0,3.
03,3.
0M2.
5,2.
5,2.
5M2.
0,1.
97,2.
0MDelayTimetDLYRDLY,CDLY2.
4M,1pF2.
0M,1pF1.
6M,1pFTimerOutputDriverVOL,VOHMP3,MN3(KPinmodel)2.
1E-5,6.
0E-52.
6E-5,7.
0E-53.
1E-5,8.
0E-5DischargeOutputVDISMN7(KPinmodel)6.
0E-57.
0E-58.
0E-5Table3ALow-power,StandardTripLevelsParameterSymbolComponentsSlowSpeedLowPowerTypicalFastSpeedHighPowerSupplyCurrentIDD0RBIAS,IBIAS520K,6.
9uA400K,9.
3uA300K,12.
5uATripLevelsVTRIG,VCTRLR3,R4,R53.
0,3.
03,3.
0M2.
5,2.
5,2.
5M2.
0,1.
97,2.
0MDelayTimetDLYRDLY,CDLY600K,1pF500K,1pF400K,1pFTimerOutputDriverVOL,VOHMP3,MN3(KPinmodel)2.
1E-5,6.
0E-52.
6E-5,7.
0E-53.
1E-5,8.
0E-5DischargeOutputVDISMN7(KPinmodel)6.
0E-57.
0E-58.
0E-5Table3BMicro-power,LowVoltageTripLevelsParameterSymbolComponentsSlowSpeedLowPowerTypicalFastSpeedHighPowerSupplyCurrentIDD0RBIAS,IBIAS2.
90M,1.
0uA2.
25M,1.
4uA1.
70M,1.
9uATripLevelsVTRIG,VCTRLR3,R4,R50.
60,4.
85,0.
60M0.
75,6.
0,0.
75M0.
90,7.
13,0.
90MDelayTimetDLYRDLY,CDLY2.
4M,1pF2.
0M,1pF1.
6M,1pFTimerOutputDriverVOL,VOHMP3,MN3(KPinmodel)2.
1E-5,6.
0E-52.
6E-5,7.
0E-53.
1E-5,8.
0E-5DischargeOutputVDISMN7(KPinmodel)6.
0E-57.
0E-58.
0E-5Table3CLow-power,LowVoltageTripLevelsParameterSymbolComponentsSlowSpeedLowPowerTypicalFastSpeedHighPowerSupplyCurrentIDD0RBIAS,IBIAS520K,6.
9uA400K,9.
3uA300K,12.
5uATripLevelsVTRIG,VCTRLR3,R4,R50.
60,4.
85,0.
60M0.
75,6.
0,0.
75M0.
90,7.
13,0.
90MDelayTimetDLYRDLY,CDLY600K,1pF500K,1pF400K,1pFTimerOutputDriverVOL,VOHMP3,MN3(KPinmodel)2.
1E-5,6.
0E-52.
6E-5,7.
0E-53.
1E-5,8.
0E-5DischargeOutputVDISMN7(KPinmodel)6.
0E-57.
0E-58.
0E-5Table3DAN555-2CustomSiliconSolutions,Inc.
20095Ver.
1.
2–July2009CSS555(C)MicropowerTimer(SPICEModel)CSS555SPICEModelSchematicAN555-2
Megalayer促销：美国圣何塞CN2线路VPS月付48元起/香港VPS月付59元起/香港E3独服月付499元起
Megalayer是新晋崛起的国外服务器商，成立于2019年，一直都处于稳定发展的状态，机房目前有美国机房，香港机房，菲律宾机房。其中圣何塞包括CN2或者国际线路，Megalayer商家提供了一些VPS特价套餐，譬如15M带宽CN2线路主机最低每月48元起，基于KVM架构，支持windows或者Linux操作系统。。Megalayer技术团队行业经验丰富，分别来自于蓝汛、IBM等知名企业。Mega...
BuyVM新设立的迈阿密机房速度怎么样？简单的测评速度性能
BuyVM商家算是一家比较老牌的海外主机商，公司设立在加拿大，曾经是低价便宜VPS主机的代表，目前为止有提供纽约、拉斯维加斯、卢森堡机房，以及新增加的美国迈阿密机房。如果我们有需要选择BuyVM商家的机器需要注意的是注册信息的时候一定要规范，否则很容易出现欺诈订单，甚至你开通后都有可能被禁止账户，也是这个原因，曾经被很多人吐槽的。这里我们简单的对于BuyVM商家新增加的迈阿密机房进行简单的测评。如...
ZJI：韩国BGP+CN2线路服务器,国内三网访问速度优秀,8折优惠码每月实付440元起
zji怎么样?zji最近新上韩国BGP+CN2线路服务器，国内三网访问速度优秀，适用8折优惠码zji，优惠后韩国服务器最低每月440元起。zji主机支持安装Linux或者Windows操作系统，会员中心集成电源管理功能，8折优惠码为终身折扣，续费同价，全场适用。ZJI是原Wordpress圈知名主机商：维翔主机，成立于2011年，2018年9月启用新域名ZJI，提供中国香港、台湾、日本、美国独立服...
css下拉菜单为你推荐
-
支持ipad支持ipad模块iphone特斯拉苹果5重庆网通重庆联通网上营业厅手机版重庆宽带测速重庆哪一种宽带网速最快iexplore.exe应用程序错误iexplore.exe应用程序错误itunes备份itunes备份是什么csshackcss常见的hack方法有哪些google分析谷歌的Search Console 和 Google Analytics有何区别