DQS10_Pwww.dm8.cc
www.dm8.cc 时间:2021-03-20 阅读:()
240-PinUnbufferedDIMMDDR3SDRAMhttp://www.
supertalent.
com/oemProductsandSpecificationsdiscussedhereinaresubjecttochangewithoutnoticeDDR3UnbufferedDIMMModule4GBbasedon2GbitcomponentTFBGAwithPb-FreeRevision1.
0(MAY.
007)2-InitialRelease12006SuperTalentTech.
,Corporation.
240-PinUnbufferedDIMMDDR3SDRAMhttp://www.
supertalent.
com/oemProductsandSpecificationsdiscussedhereinaresubjecttochangewithoutnotice22006SuperTalentTech.
,Corporation.
1.
0FeatureJEDECstandard1.
5V±0.
075VPowerSupplyVDDQ=1.
5V±0.
075VProgrammableCASlatencies6,7,8,9,10,11,13ProgrammableAdditiveLatency(PostedCAS):0,CL-2,orCL-1clockProgrammableCASWriteLatency(CWL)=5(DDR3-800),6(DDR3-1066),7(DDR3-1333),8(DDR3-1600)and9(DDR3-1866)400MHzfCKfor800Mb/sec/pin,533MHzfCKfor1066Mb/sec/pin,667MHzfCKfor1333Mb/sec/pin,800MHzfCKfor1600Mb/sec/pin,900MHzfCKfor1866Mb/sec/pinBi-directionalDifferentialDataStrobeBurstLength:8(Interleavewithoutanylimit,sequentialwithstartingaddress"000"only),4withtCCD=4whichdoesnotallowseamlessreadorwrite[eitherOntheflyusingA12orMRS]On-DieterminationusingODTpin8independentinternalbankAsynchronousResetAverageRefreshPeriod7.
8usatlowerthanaTCASE85°C,3.
9usat85°C00mmhigh,133.
35mmwideBasedonJEDECstandardreferenceRawCardsLayout.
RoHScompliantGoldplatedcontacts2.
0OrderingInformationPartnumberDensityModuleOrganizationComponentcompositionComponentPKGModuleRankDescriptionW1333UB4GV4GB512Mx64256Mx8*16TFBGA24GB2Rx8PC3-10600U3.
0KeyTimingParametersDDR3-1333UnitCL-tRCD-tRP9-9-9tCKCASLatency9tCKtCK(min)1.
5nstRCD(min)13.
5nstRP(min)13.
5nstRAS(min)36nstRC(min)49.
5ns4.
0AbsoluteMaximumDCRatingSymbolParameterRatingUnitsVin,VoutVoltageonanypinrelativetoVSS-0.
4~1.
975VVDDVoltageonVDD&VDDQsupplyrelativetoVss-0.
4~1.
975VVDDQShortcircuitcurrent-0.
4~1.
975VVDDLPowerdissipation-0.
4~1.
975VTSTGStorageTemperature-55~+100°C240-PinUnbufferedDIMMDDR3SDRAMhttp://www.
supertalent.
com/oemProductsandSpecificationsdiscussedhereinaresubjecttochangewithoutnotice32006SuperTalentTech.
,Corporation.
5.
0DIMMPinConfigurations(Frontside/Backside)PinFrontPinBackPinFrontPinBackPinFrontPinBack1VREFDQ121Vss41Vss161DM8/DQS17_P81DQ32201DQ372Vss122DQ442NC162DQS17_N82DQ33202Vss3DQ0123DQ543NC163Vss83Vss203DM4/DQS13_P4DQ1124Vss44Vss164NC84DQS4_N204DQS13_N5Vss125DM0/DQS9_P45NC165NC85DQS4_P205Vss6DQS0_N126NC/DQS9_N46NC166Vss86Vss206DQ387DQS0_P127Vss47Vss167NC/TEST87DQ34207DQ398Vss128DQ648NC168RESET_N88DQ35208Vss9DQ2129DQ7KEY89Vss209DQ4410DQ3130Vss49NC169CKE190DQ40210DQ4511Vss131DQ1250CKE0170VDD91DQ41211Vss12DQ8132DQ1351VDD171A1592Vss212DM5/DQS14_P13DQ9133Vss52BA2172A1493DQS5_N213DQS14_N14Vss134DM1/DQS10_P53NC/Err-Out173VDD94DQS5_P214Vss15DQS1_N135DQS10_N54VDD174A1295Vss215DQ4616DQS2_P136Vss55A11175A996DQ42216DQ4717Vss137DQ1456A7176VDD97DQ43217Vss18DQ10138DQ1557VDD177A898Vss218DQ5219DQ11139Vss58A5178A699DQ48219DQ5320Vss140DQ2059A4179VDD100DQ49220Vss21DQ16141DQ2160VDD180A3101VSS221DM6_DQS15_P22DQ17142Vss61A2181A1102DQS6_N222DQS15_N23Vss143DQS11_P62VDD182VDD103DQS6_P223Vss24DQS2_N144DQS11_N63CK1_P/NC183VDD104Vss224DQ5425DQS2_P145Vss64CK1_N/NC184CK0_P105DQ50225DQ5526Vss146DQ2265VDD185CK0_N106DQ51226Vss27DQ18147DQ2366VDD186VDD107Vss227DQ6028DQ19148Vss67VREFCA187NC/EVENT108DQ56228DQ6129Vss149DQ2868NC,Par_In188A0109DQ57229Vss30DQ24150DQ2969VDD189VDD110Vss230DM7/DQS16_P31DQ25151Vss70A10/AP190BA1111DQS7_N231DQS16_N32Vss152DM3/DQS12_P71BA0191VDD112DQS7_P232Vss33DQ3_N153DQS12_N72VDD192RAS_N113Vss233DQ6234DQ3_P154Vss73WE193S0_N114DQ58234DQ6335Vss155DQ3074CAS194VDD115DQ59235Vss36DQ26156DQ3175VDD195ODT0116Vss236VDDSPD37DQ27157Vss76S1196A13117SA0237SA138Vss158NC77ODT1197VDD118SCL238SDA39NC159NC78VDD198NC119SA2239Vss40NC160Vss79S2/NC199Vss120VTT240VTT80Vss200DQ36NC=NoConnect,RFU=ReservedforFutureUse1.
Par_inandErr_outpinsareintendedforregistercontrolfunctions.
240-PinUnbufferedDIMMDDR3SDRAMhttp://www.
supertalent.
com/oemProductsandSpecificationsdiscussedhereinaresubjecttochangewithoutnotice6.
0DIMMPinDescriptionPinNameFunctionPinNameFunctionA0~A15Addressinput(Multiplexed)ODT0~ODT1OnDieTerminationA10/APAddressInput/Autopre-chargeCB0~CB7ECCDatacheckbitsInput/OutputBA0~BA2BankSelectDQ0~DQ63DataInput/OutputCK0~CK2,CK0~CK2ClockinputDQS0~DQS8Datastrobes,negativelineCKE0,CKE1ClockenableinputDM(0~8),DataMasks/Datastrobes(Read)S0,S1ChipselectinputDQS0~DQS8DataStrobesRASRowaddressstrobeRFUReservedforfutureusedCASColumnaddressstrobeVTTSDRAMI/OterminationpowersupplyWEWriteEnableTESTMemorybustesttoolSCLSPDClockInputVDDCorePowerSDASPDDataInput/OutputVDDQI/OPowerSA0~SA2SPDAddressVSSGroundPar_InParitybitforaddress&ControlbusVREFDQSDRAMInput/OutputReferenceSupplyErr_OutParityerrorfoundintheAddressandControlbusVDDSPDSerialEEPROMPowerSupplyRESETRegisterandPLLcontrolpinVREFCACommandAddressReferenceSupply7.
0AddressConfigurationOrganizationRowAddressColumnAddressBankAddressAutoPre-charge256Mx8(2Gb)baseA0-A14A0-A9BA0-BA2A10/AP42006SuperTalentTech.
,Corporation.
240-PinUnbufferedDIMMDDR3SDRAMhttp://www.
supertalent.
com/oemProductsandSpecificationsdiscussedhereinaresubjecttochangewithoutnotice8.
0FunctionalBlockDiagram:4GB,512Mx64Module(Populatedas2ranksofx8)52006SuperTalentTech.
,Corporation.
240-PinUnbufferedDIMMDDR3SDRAMhttp://www.
supertalent.
com/oemProductsandSpecificationsdiscussedhereinaresubjecttochangewithoutnotice9.
0AC&DCOperatingConditionsRecommendedoperatingconditions(VoltagereferencedtoVss=0V,TA=0to70°C)SymbolParameterMinTypMaxUnitVDDSupplyVoltage1.
4251.
51.
575VVDDQSupplyVoltageforOutput1.
4251.
51.
575VVREFDQ(DC)I/OReferenceVoltage(DQ)0.
49*VDDQ0.
50*VDDQ0.
51*VDDQVVREFCA(DC)I/OReferenceVoltage(CMD/Add)0.
49*VDDQ0.
50*VDDQ0.
51*VDDQVVTTTerminationVoltage0.
49*VDDQ0.
50*VDDQ0.
51*VDDQV10.
0Capacitance(Max.
)SymbolParameter/ConditionMinMaxUnitCCKInputcapacitance,CKandCK-11pFCI1Inputcapacitance,CKEandCS-12pFCI2Inputcapacitance,Addr,RAS,CAS,WE-12pFCIOInputcapacitance,DQ,DM,DQS,DQS-10pF11.
1ACTimingParameters&Specifications(ACoperatingconditionsunlessotherwisenoted)DDR3-1333ParameterSymbolminmaxUnitsMinimumClockCycleTime(DLLoffmode)tCK(DLL_OFF)8-nsAverageClockPeriodtCK(avg)-psClockPeriodtCK(abs)tCK(avg)min+tJIT(per)mintCK(avg)max+tJIT(per)maxpsAveragehighpulsewidthtCH(avg)0.
470.
53tCK(avg)AveragelowpulsewidthtCL(avg)0.
470.
53tCK(avg)ClockPeriodJittertJIT(per)-8080psClockPeriodJitterduringDLLlockingperiodtJIT(per,lck)-8080psCycletoCyclePeriodJittertJIT(cc)160-psCycletoCyclePeriodJitterduringDLLlockingperiodtJIT(cc,lck)140-psCumulativeerroracross2cyclestERR(2per)-118118psCumulativeerroracross3cyclestERR(3per)-140140psCumulativeerroracross4cyclestERR(4per)-155155psCumulativeerroracross5cyclestERR(5per)-168168psCumulativeerroracross6cyclestERR(6per)-177177psCumulativeerroracross7cyclestERR(7per)-186186psCumulativeerroracross8cyclestERR(8per)-193193psCumulativeerroracross9cyclestERR(9per)-200200psCumulativeerroracross10cyclestERR(10per)-205205ps62006SuperTalentTech.
,Corporation.
240-PinUnbufferedDIMMDDR3SDRAMhttp://www.
supertalent.
com/oemProductsandSpecificationsdiscussedhereinaresubjecttochangewithoutnotice11.
2ACTimingParameters&Specifications(con't)DDR3-1333ParameterSymbolminmaxUnitsCumulativeerroracross11cyclestERR(11per)-210210psCumulativeerroracross12cyclestERR(12per)-215215psCumulativeerroracrossn=13,14.
.
.
49,50cyclestERR(nper)tERR(nper)min=(1+0.
68ln(n))*tJIT(per)mintERR(nper)max=(1=0.
68ln(n))*tJIT(per)maxpsAbsoluteclockHIGHpulsewidthtCH(abs)0.
43-tCK(avg)AbsoluteclockLowpulsewidthtCL(abs)0.
43-tCK(avg)DataTimingDQS,/DQStoDQskew,pergroup,peraccesstDQSQ-125psDQoutputholdtimefromDQS,/DQStQH0.
38-tCK(avg)DQlow-impedancetimefromCK,/CKtLZ(DQ)-500250psDQhigh-impedancetimefromCK,/CKtHZ(DQ)-250psDatasetuptimetoDQS,/DQSreferencedtoVih(ac)Vil(ac)levelstDS(base)TBD-psDataholdtimetoDQS,/DQSreferencedtoVih(ac)Vil(ac)levelstDH(base)TBD-psDQandDMInputpulsewidthforeachinputtDIPW400-psDataStrobeTimingDQS,/DQSREADPreambletRPRE0.
9-tCKDQS,/DQSdifferentialREADPostambletRPST0.
3-tCKDQS,/DQSoutputhightimetQSH0.
4-tCK(avg)DQS,/DQSoutputlowtimetQSL0.
4-tCK(avg)DQS,/DQSWRITEPreambletWPRE0.
9-tCKDQS,/DQSWRITEPostambletWPST0.
3-tCKDQS,/DQSrisingedgeoutputaccesstimefromrisingCK,/CKtDQSCK-255255psDQS,/DQSlow-impedancetime(ReferencedfromRL-1)tLZ(DQS)-500250psDQS,/DQShigh-impedancetime(ReferencedfromRL+BL/2)tHZ(DQS)250-psDQS,DQSdifferentialinputlowpulsewidthtDQSL0.
450.
55tCKDQS,DQSdifferentialinputhighpulsewidthtDQSH0.
450.
55tCKDQS,DQSrisingedgetoCK,CKrisingedgetDQSS-0.
250.
25tCK(avg)DQS,DQSfalingedgesetuptimetoCK,CKrisingedgetDSS0.
2-tCK(avg)DQS,DQSfalingedgeholdtimetoCK,CKrisingedgetDSH0.
2-tCK(avg)DLLlockingtimetDLLK512-nCKinternalREADCommandtoPRECHARGECommanddelaytRTPmax(4tCK,7.
5ns)-DelayfromstartofinternalwritetransactiontointernalreadcommandtWTRmax(4tCK,7.
5ns)-WRITErecoverytimetWR15-nsModeRegisterSetcommandcycletimetMRD4-nCKModeRegisterSetcommandupdatedelaytMODmax72006SuperTalentTech.
,Corporation.
(12tCK,15ns)-CAS#toCAS#commanddelaytCCD4-nCKAutoprechargewriterecovery+prechargetimetDAL(min)WR+roundup(tRP/tCK(AVG))nCK240-PinUnbufferedDIMMDDR3SDRAMhttp://www.
supertalent.
com/oemProductsandSpecificationsdiscussedhereinaresubjecttochangewithoutnotice82006SuperTalentTech.
,Corporation.
11.
3ACTimingParameters&Specifications(con't)DDR3-1333ParameterSymbolminmaxUnitsMulti-PurposeRegisterRecoveryTimetMPRR1-nCKACTIVEtoPRECHARGEcommandperiodtRAS3670,000nsACTIVEtoACTIVEcommandperiodfor1KBpagesizetRRDmax(4tCK,6ns)-ACTIVEtoACTIVEcommandperiodfor2KBpagesizetRRDmax(4tCK,7.
5ns)-Fouractivatewindowfor1KBpagesizetFAW30-nsFouractivatewindowfor2KBpagesizetFAW45-nsCommandandAddresssetuptimetoCK,CKreferencedtoVih(ac)/Vil(ac)levelstIS(base)65-psCommandandAddressholdtimefromCK,CKreferencedtoVih(ac)/Vil(ac)levelstIH(base)140-psCommandandAddresssetuptimetoCK,CKreferencedtoVih(ac)/Vil(ac)levelstIS(base)AC15065+125-psControl&AddressInputpulsewidthforeachinputtIPW620-psCalibrationTimingPower-upandRESETcalibrationtimetZQinitI512-tCKNormaloperationFullcalibrationtimetZQoper256-tCKNormaloperationshortcalibrationtimetZQCS64-tCKResetTimingExitResetfromCKEHIGHtoavalidcommandtXPRmax(5tCK,tRFC+10ns)-SelfRefreshTimingExitSelfRefreshtocommandsnotrequiringalockedDLLtXSmax(5tCK,tRFC+10ns)-ExitSelfRefreshtocommandsrequiringalockedDLLtXSDLLtDLLK(min)-nCKMinimumCKElowwidthforSelfrefreshentrytoexittimingtCKESRtCKE(min)+1tCK-ValidClockRequirementafterSelfRefreshEntry(SRE)tCKSREmax(5tCK,10ns)-ValidClockRequirementbeforeSelfRefreshExit(SRX)tCKSRXmax(5tCK,10ns)-PowerDownTimingExitPowerDownwithDLLontoanyvalidcommand;ExitPrechargePowerDownwithDLLfrozentocommandsnotrequiringalockedDLLtXPmax(3tCK,6ns)-ExitPrechargePowerDownwithDLLfrozentocommandsrequiringalockedDLLtXPDLLmax(10tCK,24ns)-CKEminimumpulsewidthtCKEmax(3tCK,5.
625ns)-CommandpassdisabledelaytCPDED1-nCKPowerDownEntrytoExitTimingtPDtCKE(min)9*tREFItCKTimingofACTcommandtoPowerDownentrytACTPDEN1-nCKTimingofPREcommandtoPowerDownentrytPRPDEN1-nCKTimingofRD/RDAcommandtoPowerDownentrytRDPDENRL+4+1-TimingofWRcommandtoPowerDownentry(BL8OTF,BL8MRS,BL4OTF)tWRPDENWL+4+(tWR/tCK)-nCKTimingofWRAcommandtoPowerDownentry(BL8OTF,BL8MRS,BL4OTF)tWRAPDENWL+4+WR+1-nCKTimingofWRcommandtoPowerDownentry(BL4MRS)tWRPDENWL+2+(tWR/tCK(avg))-nCK240-PinUnbufferedDIMMDDR3SDRAMhttp://www.
supertalent.
com/oemProductsandSpecificationsdiscussedhereinaresubjecttochangewithoutnotice92006SuperTalentTech.
,Corporation.
11.
4ACTimingParameters&Specifications(con't)DDR3-1333ParameterSymbolminmaxUnitsTimingofWRAcommandtoPowerDownentry(BL4MRS)tWRAPDENWL+2+WR+1-nCKTimingofREFcommandtoPowerDownentrytREFPDEN1-TimingofMRScommandtoPowerDownentrytMRSPDENtMOD(min)-ODTTimingODThightimewithoutwritecommandorwithwirtecommandandBC4ODTH44-nCKODThightimewithWritecommandandBL8ODTH86-nCKAsynchronousRTTtum-ondelay(Power-DownwithDLLfrozen)tAONPD19nsAsynchronousRTTtum-offdelay(Power-DownwithDLLfrozen)tAOFPD19nsODTturn-ontAON-250250psRTT_NOMandRTT_WRturn-offtimefromODTLoffreferencetAOF0.
30.
7tCK(avg)RTTdynamicchangeskewtADC0.
30.
7tCK(avg)WriteLevelingTimingFirstDQSpulserisingedgeaftertDQSSmarginingmodeisprogrammedtWLMRD40-tCKDQS/DQSdelayaftertDQSmarginingmodeisprogrammedtWLDQSEN25-tCKSetuptimefortDQSSlatchtWLS195-psHoldtimeoftDQSSlatchtWLH195-psWritelevelingoutputdelaytWLO09nsWritelevelingoutputerrortWLOE02ns240-PinUnbufferedDIMMDDR3SDRAMhttp://www.
supertalent.
com/oemProductsandSpecificationsdiscussedhereinaresubjecttochangewithoutnotice11.
0PhysicalDimensions:(256Mbx8Based,512Mx64,2rank)102006SuperTalentTech.
,Corporation.
Tolerances:±0.
005(.
13)unlessotherwisespecified
supertalent.
com/oemProductsandSpecificationsdiscussedhereinaresubjecttochangewithoutnoticeDDR3UnbufferedDIMMModule4GBbasedon2GbitcomponentTFBGAwithPb-FreeRevision1.
0(MAY.
007)2-InitialRelease12006SuperTalentTech.
,Corporation.
240-PinUnbufferedDIMMDDR3SDRAMhttp://www.
supertalent.
com/oemProductsandSpecificationsdiscussedhereinaresubjecttochangewithoutnotice22006SuperTalentTech.
,Corporation.
1.
0FeatureJEDECstandard1.
5V±0.
075VPowerSupplyVDDQ=1.
5V±0.
075VProgrammableCASlatencies6,7,8,9,10,11,13ProgrammableAdditiveLatency(PostedCAS):0,CL-2,orCL-1clockProgrammableCASWriteLatency(CWL)=5(DDR3-800),6(DDR3-1066),7(DDR3-1333),8(DDR3-1600)and9(DDR3-1866)400MHzfCKfor800Mb/sec/pin,533MHzfCKfor1066Mb/sec/pin,667MHzfCKfor1333Mb/sec/pin,800MHzfCKfor1600Mb/sec/pin,900MHzfCKfor1866Mb/sec/pinBi-directionalDifferentialDataStrobeBurstLength:8(Interleavewithoutanylimit,sequentialwithstartingaddress"000"only),4withtCCD=4whichdoesnotallowseamlessreadorwrite[eitherOntheflyusingA12orMRS]On-DieterminationusingODTpin8independentinternalbankAsynchronousResetAverageRefreshPeriod7.
8usatlowerthanaTCASE85°C,3.
9usat85°C
35mmwideBasedonJEDECstandardreferenceRawCardsLayout.
RoHScompliantGoldplatedcontacts2.
0OrderingInformationPartnumberDensityModuleOrganizationComponentcompositionComponentPKGModuleRankDescriptionW1333UB4GV4GB512Mx64256Mx8*16TFBGA24GB2Rx8PC3-10600U3.
0KeyTimingParametersDDR3-1333UnitCL-tRCD-tRP9-9-9tCKCASLatency9tCKtCK(min)1.
5nstRCD(min)13.
5nstRP(min)13.
5nstRAS(min)36nstRC(min)49.
5ns4.
0AbsoluteMaximumDCRatingSymbolParameterRatingUnitsVin,VoutVoltageonanypinrelativetoVSS-0.
4~1.
975VVDDVoltageonVDD&VDDQsupplyrelativetoVss-0.
4~1.
975VVDDQShortcircuitcurrent-0.
4~1.
975VVDDLPowerdissipation-0.
4~1.
975VTSTGStorageTemperature-55~+100°C240-PinUnbufferedDIMMDDR3SDRAMhttp://www.
supertalent.
com/oemProductsandSpecificationsdiscussedhereinaresubjecttochangewithoutnotice32006SuperTalentTech.
,Corporation.
5.
0DIMMPinConfigurations(Frontside/Backside)PinFrontPinBackPinFrontPinBackPinFrontPinBack1VREFDQ121Vss41Vss161DM8/DQS17_P81DQ32201DQ372Vss122DQ442NC162DQS17_N82DQ33202Vss3DQ0123DQ543NC163Vss83Vss203DM4/DQS13_P4DQ1124Vss44Vss164NC84DQS4_N204DQS13_N5Vss125DM0/DQS9_P45NC165NC85DQS4_P205Vss6DQS0_N126NC/DQS9_N46NC166Vss86Vss206DQ387DQS0_P127Vss47Vss167NC/TEST87DQ34207DQ398Vss128DQ648NC168RESET_N88DQ35208Vss9DQ2129DQ7KEY89Vss209DQ4410DQ3130Vss49NC169CKE190DQ40210DQ4511Vss131DQ1250CKE0170VDD91DQ41211Vss12DQ8132DQ1351VDD171A1592Vss212DM5/DQS14_P13DQ9133Vss52BA2172A1493DQS5_N213DQS14_N14Vss134DM1/DQS10_P53NC/Err-Out173VDD94DQS5_P214Vss15DQS1_N135DQS10_N54VDD174A1295Vss215DQ4616DQS2_P136Vss55A11175A996DQ42216DQ4717Vss137DQ1456A7176VDD97DQ43217Vss18DQ10138DQ1557VDD177A898Vss218DQ5219DQ11139Vss58A5178A699DQ48219DQ5320Vss140DQ2059A4179VDD100DQ49220Vss21DQ16141DQ2160VDD180A3101VSS221DM6_DQS15_P22DQ17142Vss61A2181A1102DQS6_N222DQS15_N23Vss143DQS11_P62VDD182VDD103DQS6_P223Vss24DQS2_N144DQS11_N63CK1_P/NC183VDD104Vss224DQ5425DQS2_P145Vss64CK1_N/NC184CK0_P105DQ50225DQ5526Vss146DQ2265VDD185CK0_N106DQ51226Vss27DQ18147DQ2366VDD186VDD107Vss227DQ6028DQ19148Vss67VREFCA187NC/EVENT108DQ56228DQ6129Vss149DQ2868NC,Par_In188A0109DQ57229Vss30DQ24150DQ2969VDD189VDD110Vss230DM7/DQS16_P31DQ25151Vss70A10/AP190BA1111DQS7_N231DQS16_N32Vss152DM3/DQS12_P71BA0191VDD112DQS7_P232Vss33DQ3_N153DQS12_N72VDD192RAS_N113Vss233DQ6234DQ3_P154Vss73WE193S0_N114DQ58234DQ6335Vss155DQ3074CAS194VDD115DQ59235Vss36DQ26156DQ3175VDD195ODT0116Vss236VDDSPD37DQ27157Vss76S1196A13117SA0237SA138Vss158NC77ODT1197VDD118SCL238SDA39NC159NC78VDD198NC119SA2239Vss40NC160Vss79S2/NC199Vss120VTT240VTT80Vss200DQ36NC=NoConnect,RFU=ReservedforFutureUse1.
Par_inandErr_outpinsareintendedforregistercontrolfunctions.
240-PinUnbufferedDIMMDDR3SDRAMhttp://www.
supertalent.
com/oemProductsandSpecificationsdiscussedhereinaresubjecttochangewithoutnotice6.
0DIMMPinDescriptionPinNameFunctionPinNameFunctionA0~A15Addressinput(Multiplexed)ODT0~ODT1OnDieTerminationA10/APAddressInput/Autopre-chargeCB0~CB7ECCDatacheckbitsInput/OutputBA0~BA2BankSelectDQ0~DQ63DataInput/OutputCK0~CK2,CK0~CK2ClockinputDQS0~DQS8Datastrobes,negativelineCKE0,CKE1ClockenableinputDM(0~8),DataMasks/Datastrobes(Read)S0,S1ChipselectinputDQS0~DQS8DataStrobesRASRowaddressstrobeRFUReservedforfutureusedCASColumnaddressstrobeVTTSDRAMI/OterminationpowersupplyWEWriteEnableTESTMemorybustesttoolSCLSPDClockInputVDDCorePowerSDASPDDataInput/OutputVDDQI/OPowerSA0~SA2SPDAddressVSSGroundPar_InParitybitforaddress&ControlbusVREFDQSDRAMInput/OutputReferenceSupplyErr_OutParityerrorfoundintheAddressandControlbusVDDSPDSerialEEPROMPowerSupplyRESETRegisterandPLLcontrolpinVREFCACommandAddressReferenceSupply7.
0AddressConfigurationOrganizationRowAddressColumnAddressBankAddressAutoPre-charge256Mx8(2Gb)baseA0-A14A0-A9BA0-BA2A10/AP42006SuperTalentTech.
,Corporation.
240-PinUnbufferedDIMMDDR3SDRAMhttp://www.
supertalent.
com/oemProductsandSpecificationsdiscussedhereinaresubjecttochangewithoutnotice8.
0FunctionalBlockDiagram:4GB,512Mx64Module(Populatedas2ranksofx8)52006SuperTalentTech.
,Corporation.
240-PinUnbufferedDIMMDDR3SDRAMhttp://www.
supertalent.
com/oemProductsandSpecificationsdiscussedhereinaresubjecttochangewithoutnotice9.
0AC&DCOperatingConditionsRecommendedoperatingconditions(VoltagereferencedtoVss=0V,TA=0to70°C)SymbolParameterMinTypMaxUnitVDDSupplyVoltage1.
4251.
51.
575VVDDQSupplyVoltageforOutput1.
4251.
51.
575VVREFDQ(DC)I/OReferenceVoltage(DQ)0.
49*VDDQ0.
50*VDDQ0.
51*VDDQVVREFCA(DC)I/OReferenceVoltage(CMD/Add)0.
49*VDDQ0.
50*VDDQ0.
51*VDDQVVTTTerminationVoltage0.
49*VDDQ0.
50*VDDQ0.
51*VDDQV10.
0Capacitance(Max.
)SymbolParameter/ConditionMinMaxUnitCCKInputcapacitance,CKandCK-11pFCI1Inputcapacitance,CKEandCS-12pFCI2Inputcapacitance,Addr,RAS,CAS,WE-12pFCIOInputcapacitance,DQ,DM,DQS,DQS-10pF11.
1ACTimingParameters&Specifications(ACoperatingconditionsunlessotherwisenoted)DDR3-1333ParameterSymbolminmaxUnitsMinimumClockCycleTime(DLLoffmode)tCK(DLL_OFF)8-nsAverageClockPeriodtCK(avg)-psClockPeriodtCK(abs)tCK(avg)min+tJIT(per)mintCK(avg)max+tJIT(per)maxpsAveragehighpulsewidthtCH(avg)0.
470.
53tCK(avg)AveragelowpulsewidthtCL(avg)0.
470.
53tCK(avg)ClockPeriodJittertJIT(per)-8080psClockPeriodJitterduringDLLlockingperiodtJIT(per,lck)-8080psCycletoCyclePeriodJittertJIT(cc)160-psCycletoCyclePeriodJitterduringDLLlockingperiodtJIT(cc,lck)140-psCumulativeerroracross2cyclestERR(2per)-118118psCumulativeerroracross3cyclestERR(3per)-140140psCumulativeerroracross4cyclestERR(4per)-155155psCumulativeerroracross5cyclestERR(5per)-168168psCumulativeerroracross6cyclestERR(6per)-177177psCumulativeerroracross7cyclestERR(7per)-186186psCumulativeerroracross8cyclestERR(8per)-193193psCumulativeerroracross9cyclestERR(9per)-200200psCumulativeerroracross10cyclestERR(10per)-205205ps62006SuperTalentTech.
,Corporation.
240-PinUnbufferedDIMMDDR3SDRAMhttp://www.
supertalent.
com/oemProductsandSpecificationsdiscussedhereinaresubjecttochangewithoutnotice11.
2ACTimingParameters&Specifications(con't)DDR3-1333ParameterSymbolminmaxUnitsCumulativeerroracross11cyclestERR(11per)-210210psCumulativeerroracross12cyclestERR(12per)-215215psCumulativeerroracrossn=13,14.
.
.
49,50cyclestERR(nper)tERR(nper)min=(1+0.
68ln(n))*tJIT(per)mintERR(nper)max=(1=0.
68ln(n))*tJIT(per)maxpsAbsoluteclockHIGHpulsewidthtCH(abs)0.
43-tCK(avg)AbsoluteclockLowpulsewidthtCL(abs)0.
43-tCK(avg)DataTimingDQS,/DQStoDQskew,pergroup,peraccesstDQSQ-125psDQoutputholdtimefromDQS,/DQStQH0.
38-tCK(avg)DQlow-impedancetimefromCK,/CKtLZ(DQ)-500250psDQhigh-impedancetimefromCK,/CKtHZ(DQ)-250psDatasetuptimetoDQS,/DQSreferencedtoVih(ac)Vil(ac)levelstDS(base)TBD-psDataholdtimetoDQS,/DQSreferencedtoVih(ac)Vil(ac)levelstDH(base)TBD-psDQandDMInputpulsewidthforeachinputtDIPW400-psDataStrobeTimingDQS,/DQSREADPreambletRPRE0.
9-tCKDQS,/DQSdifferentialREADPostambletRPST0.
3-tCKDQS,/DQSoutputhightimetQSH0.
4-tCK(avg)DQS,/DQSoutputlowtimetQSL0.
4-tCK(avg)DQS,/DQSWRITEPreambletWPRE0.
9-tCKDQS,/DQSWRITEPostambletWPST0.
3-tCKDQS,/DQSrisingedgeoutputaccesstimefromrisingCK,/CKtDQSCK-255255psDQS,/DQSlow-impedancetime(ReferencedfromRL-1)tLZ(DQS)-500250psDQS,/DQShigh-impedancetime(ReferencedfromRL+BL/2)tHZ(DQS)250-psDQS,DQSdifferentialinputlowpulsewidthtDQSL0.
450.
55tCKDQS,DQSdifferentialinputhighpulsewidthtDQSH0.
450.
55tCKDQS,DQSrisingedgetoCK,CKrisingedgetDQSS-0.
250.
25tCK(avg)DQS,DQSfalingedgesetuptimetoCK,CKrisingedgetDSS0.
2-tCK(avg)DQS,DQSfalingedgeholdtimetoCK,CKrisingedgetDSH0.
2-tCK(avg)DLLlockingtimetDLLK512-nCKinternalREADCommandtoPRECHARGECommanddelaytRTPmax(4tCK,7.
5ns)-DelayfromstartofinternalwritetransactiontointernalreadcommandtWTRmax(4tCK,7.
5ns)-WRITErecoverytimetWR15-nsModeRegisterSetcommandcycletimetMRD4-nCKModeRegisterSetcommandupdatedelaytMODmax72006SuperTalentTech.
,Corporation.
(12tCK,15ns)-CAS#toCAS#commanddelaytCCD4-nCKAutoprechargewriterecovery+prechargetimetDAL(min)WR+roundup(tRP/tCK(AVG))nCK240-PinUnbufferedDIMMDDR3SDRAMhttp://www.
supertalent.
com/oemProductsandSpecificationsdiscussedhereinaresubjecttochangewithoutnotice82006SuperTalentTech.
,Corporation.
11.
3ACTimingParameters&Specifications(con't)DDR3-1333ParameterSymbolminmaxUnitsMulti-PurposeRegisterRecoveryTimetMPRR1-nCKACTIVEtoPRECHARGEcommandperiodtRAS3670,000nsACTIVEtoACTIVEcommandperiodfor1KBpagesizetRRDmax(4tCK,6ns)-ACTIVEtoACTIVEcommandperiodfor2KBpagesizetRRDmax(4tCK,7.
5ns)-Fouractivatewindowfor1KBpagesizetFAW30-nsFouractivatewindowfor2KBpagesizetFAW45-nsCommandandAddresssetuptimetoCK,CKreferencedtoVih(ac)/Vil(ac)levelstIS(base)65-psCommandandAddressholdtimefromCK,CKreferencedtoVih(ac)/Vil(ac)levelstIH(base)140-psCommandandAddresssetuptimetoCK,CKreferencedtoVih(ac)/Vil(ac)levelstIS(base)AC15065+125-psControl&AddressInputpulsewidthforeachinputtIPW620-psCalibrationTimingPower-upandRESETcalibrationtimetZQinitI512-tCKNormaloperationFullcalibrationtimetZQoper256-tCKNormaloperationshortcalibrationtimetZQCS64-tCKResetTimingExitResetfromCKEHIGHtoavalidcommandtXPRmax(5tCK,tRFC+10ns)-SelfRefreshTimingExitSelfRefreshtocommandsnotrequiringalockedDLLtXSmax(5tCK,tRFC+10ns)-ExitSelfRefreshtocommandsrequiringalockedDLLtXSDLLtDLLK(min)-nCKMinimumCKElowwidthforSelfrefreshentrytoexittimingtCKESRtCKE(min)+1tCK-ValidClockRequirementafterSelfRefreshEntry(SRE)tCKSREmax(5tCK,10ns)-ValidClockRequirementbeforeSelfRefreshExit(SRX)tCKSRXmax(5tCK,10ns)-PowerDownTimingExitPowerDownwithDLLontoanyvalidcommand;ExitPrechargePowerDownwithDLLfrozentocommandsnotrequiringalockedDLLtXPmax(3tCK,6ns)-ExitPrechargePowerDownwithDLLfrozentocommandsrequiringalockedDLLtXPDLLmax(10tCK,24ns)-CKEminimumpulsewidthtCKEmax(3tCK,5.
625ns)-CommandpassdisabledelaytCPDED1-nCKPowerDownEntrytoExitTimingtPDtCKE(min)9*tREFItCKTimingofACTcommandtoPowerDownentrytACTPDEN1-nCKTimingofPREcommandtoPowerDownentrytPRPDEN1-nCKTimingofRD/RDAcommandtoPowerDownentrytRDPDENRL+4+1-TimingofWRcommandtoPowerDownentry(BL8OTF,BL8MRS,BL4OTF)tWRPDENWL+4+(tWR/tCK)-nCKTimingofWRAcommandtoPowerDownentry(BL8OTF,BL8MRS,BL4OTF)tWRAPDENWL+4+WR+1-nCKTimingofWRcommandtoPowerDownentry(BL4MRS)tWRPDENWL+2+(tWR/tCK(avg))-nCK240-PinUnbufferedDIMMDDR3SDRAMhttp://www.
supertalent.
com/oemProductsandSpecificationsdiscussedhereinaresubjecttochangewithoutnotice92006SuperTalentTech.
,Corporation.
11.
4ACTimingParameters&Specifications(con't)DDR3-1333ParameterSymbolminmaxUnitsTimingofWRAcommandtoPowerDownentry(BL4MRS)tWRAPDENWL+2+WR+1-nCKTimingofREFcommandtoPowerDownentrytREFPDEN1-TimingofMRScommandtoPowerDownentrytMRSPDENtMOD(min)-ODTTimingODThightimewithoutwritecommandorwithwirtecommandandBC4ODTH44-nCKODThightimewithWritecommandandBL8ODTH86-nCKAsynchronousRTTtum-ondelay(Power-DownwithDLLfrozen)tAONPD19nsAsynchronousRTTtum-offdelay(Power-DownwithDLLfrozen)tAOFPD19nsODTturn-ontAON-250250psRTT_NOMandRTT_WRturn-offtimefromODTLoffreferencetAOF0.
30.
7tCK(avg)RTTdynamicchangeskewtADC0.
30.
7tCK(avg)WriteLevelingTimingFirstDQSpulserisingedgeaftertDQSSmarginingmodeisprogrammedtWLMRD40-tCKDQS/DQSdelayaftertDQSmarginingmodeisprogrammedtWLDQSEN25-tCKSetuptimefortDQSSlatchtWLS195-psHoldtimeoftDQSSlatchtWLH195-psWritelevelingoutputdelaytWLO09nsWritelevelingoutputerrortWLOE02ns240-PinUnbufferedDIMMDDR3SDRAMhttp://www.
supertalent.
com/oemProductsandSpecificationsdiscussedhereinaresubjecttochangewithoutnotice11.
0PhysicalDimensions:(256Mbx8Based,512Mx64,2rank)102006SuperTalentTech.
,Corporation.
Tolerances:±0.
005(.
13)unlessotherwisespecified
- DQS10_Pwww.dm8.cc相关文档
- isolatedwww.dm8.cc
- stressingwww.dm8.cc
- Loadwww.dm8.cc
- Itemwww.dm8.cc
- P2www.dm8.cc
- gtwww.dm8.cc
PIGYun月付14.4元起，美国洛杉矶/韩国VPS七月6折
PIGYun是成立于2019年的国人商家，提供香港、韩国和美西CUVIP-9929等机房线路基于KVM架构的VPS主机，本月商家针对韩国首尔、美国洛杉矶CUVIP-AS29、GIA回程带防御等多条线路VPS提供6-8.5折优惠码，优惠后韩国首尔CN2混合BGP特惠型/美国洛杉矶GIA回程带10Gbps攻击防御VPS主机最低每月14.4元起。下面列出几款不同机房VPS主机配置信息，请留意不同优惠码。...
UCloud云服务器香港临时补货，(Intel)CN2 GIA优化线路，上车绝佳时机
至今为止介绍了很多UCLOUD云服务器的促销活动，UCLOUD业者以前看不到我们的个人用户，即使有促销活动，续费也很少。现在新用户的折扣力很大，包括旧用户在内也有一部分折扣。结果，我们的用户是他们的生存动力。没有共享他们的信息的理由是比较受欢迎的香港云服务器CN2GIA线路产品缺货。这不是刚才看到邮件注意和刘先生的通知，而是补充UCLOUD香港云服务器、INTELCPU配置的服务器。如果我们需要他...
ZJI韩国BGP+CN2服务器,440元起
ZJI又上新了！商家是原Wordpress圈知名主机商：维翔主机，成立于2011年，2018年9月启用新域名ZJI，提供中国香港、台湾、日本、美国独立服务器(自营/数据中心直营)租用及VDS、虚拟主机空间、域名注册等业务。本次商家新上韩国BGP+CN2线路服务器，国内三网访问速度优秀，适用8折优惠码，优惠后韩国服务器最低每月440元起。韩国一型CPU：Intel 2×E5-2620 十二核二十四线...
www.dm8.cc为你推荐
-
急救知识纳入考试在中国急救员可以纳入医护人员吗？云爆发云瀑现象多发生在山地的什么坡？安徽汽车网中国汽车十大品牌安徽汽车网在安徽那个市的二手车最好？中老铁路中长铁路的铁路的新中国历史www.jjwxc.net有那个网站可以看书？同ip站点查询如何查看几个站是不是同IP同一ip网站如何用不同的IP同时登陆一个网站www.haole012.com012qq.com真的假的www.mywife.ccMywife-No 00357 MANAMI SAITO种子下载地址有么？求好心人给