femtocellclienthold

ZL30723Dual-ChannelIEEE1588andSyncEPacketClockNetworkSynchronizerProductBriefJanuary20161MicrosemiCorporationCopyright2016.
MicrosemiCorporation.
AllRightsReserved.
FeaturesPacketNetworkFrequencyandPhaseSyncFrequencyaccuracyforGSM,WCDMA-FDD,LTE-FDDbasestationsandsmallcellsFrequencyperformanceforITU-TG.
823andG.
824synchronizationinterface,G.
8261PNTPECandCESinterfacesandG.
8263PEC-S-FPhasesynchronizationperformanceforWCDMA-TDD,TD-SCDMA,CDMA2000,LTE-TDDandLTE-AapplicationsClientholdoverandreferenceswitchingbetweenmultipleserversSupportfornewITU-Tpacketclockdraftsorrecs:G.
8263PEC,G.
8273.
2T-BC&T-TSCw/oSyncE,andG.
8273.
4T-BC-P&T-TSC-PHybridmodeformixingSyncEandIEEE1588PhysicalLayerClockSynchronizationITU-TG.
8262SyncEEECoptions1and2Low-BandwidthDPLLPerChannelProgrammablebandwidth,0.
1Hzto500HzHitlessreferenceswitchingHigh-resolutionholdoveraveragingNumericallycontrolledoscillatormodeThreeInputClocksPerChannelThreeinputs,twodifferential/CMOS,oneCMOSAnyinputfrequencyfrom8kHzto1250MHz(8kHzto300MHzforCMOS)Per-inputactivityandfrequencymonitoringLow-JitterFrac-NAPLL,3OutputsPerChannelAnyoutputfrequencyfrom<1Hzto1035MHzHigh-resolutionfractionalfrequencyconversionwith0ppmerrorEncapsulateddesignrequiresnoexternalVCXOorloopfiltercomponentsOutputjitteraslowas0.
25psRMS(12kHz-20MHzintegrationband)OutputsareCMLor2xCMOS,caninterfacetoLVDS,LVPECL,HSTL,SSTLandHCSPer-outputsupplypinwithCMOSoutputvoltagesfrom1.
5Vto3.
3VPreciseoutputalignmentcircuitryandper-outputphaseadjustmentPer-outputenable/disableandglitchlessstart/stop(stophighorlow)GeneralFeaturesAutomaticself-configurationatpower-upfrominternalEEPROM;uptofourconfigurationsInput-to-outputalignmentwithexternalfeedbackSPIorI2CprocessorInterfaceEasy-to-useevaluationsoftwareFigure1-FunctionalBlockDiagramOrderingInformationZL30723LFG764PinLGATraysZL30723LFF764PinLGATapeandReelNiAuPackagesize:5x10mm-40Cto+85CZL30723ProductBrief2MicrosemiCorporation1.
ApplicationExamplesFigure2–TelecomTimingCardApplication2.
DetailedFeatures2.
1TimeSynchronizationAlgorithmExternalalgorithmcontrolssoftwaredigitalPLLtoadjustfrequencyandphasealignmentFrequency,phaseandtimesynchronizationoverIP,MPLSandEthernetpacketnetworksFrequencyaccuracyperformanceforGSM,WCDMA-FDD,LTE-FDDfemtocell,smallcell(residential,urban,rural,enterprise),picocellandmacrocellapplications,withtargetperformancelessthan±15ppbFrequencyperformanceforITU-TG.
8263forPEC-S-F(PacketEquipmentClock-Slave-Frequency)FrequencyperformanceforITU-TG.
823andG.
824synchronizationinterface,aswellasG.
8261PNTEEC,PNTPECandCESinterfacespecificationsPhasesynchronizationperformanceforWCDMA-TDD,MobileWiMAX,TD-SCDMA,CDMA2000,LTE-TDDandLTE-Afemtocell,smallcell(residential,urban,rural,enterprise),picocellandmacrocellapplicationswithtargetperformancelessthan±1sphasealignment.
PhaseperformanceforITU-TpacketclockdraftsorrecommendationsindevelopmentoITU-TG.
8273.
2T-BC,T-TSCoITU-TG.
8273.
4T-BC-P,T-TSC-PTimeSynchronizationforTAI,UTC-traceabilityandGNSS/GPSreplacement.
ClientreferenceswitchingbetweenmultipleserversClientholdoverwhenserverpacketconnectivityislostClientsynchronizationtobestserverwithmonitoringofsecondaryserverreferences2.
2InputClockFeaturesThreeinputclocksperchannel,twodifferentialorsingle-ended,onesingle-endedInputclockscanbeanyfrequencyfrom8kHzupto1250MHz(differential)or300MHz(single-ended)SupportedtelecomfrequenciesincludePDH,SDH,SynchronousEthernet,OTN,wirelessInputsconstantlymonitoredbyprogrammableactivitymonitorsandfrequencymonitorsFastactivitymonitorcandisqualifytheinputafterafewmissingclockcyclesFrequencymeasurementandmonitoringwith1ppmresolutionandaccept/rejecthysteresisOptionalinputclockinvalidationonGPIOassertiontoreacttoLOSsignalsfromPHYs2.
3ElectricalClockEngineFeaturesTwointernalDPLLs,oneperchannelVeryhigh-resolutionDPLLarchitectureStatemachineautomaticallytransitionsbetweentrackingandfreerun/holdoverstatesRevertiveornonrevertivereferenceselectionalgorithmProgrammablebandwidthfrom0.
1Hzto500HzLessthan0.
1dBgainpeakingProgrammablephase-slopelimitingProgrammabletrackingrange(i.
e.
hold-inrange)ZL30723ProductBrief3MicrosemiCorporationTrulyhitlessreferenceswitchingwith<200psoutputclockphasetransientoPhysical-clock-to-physical-clockreferenceswitchingoPhysical-clock-to-packet-timingreferenceswitchingoPacket-timing-to-physical-clockreferenceswitchingoPacket-timing-to-packet-timingreferenceswitchingSupportforSyncEandSONET/SDHequipmentclockspecificationsoITU-TG.
8262option1EECoITU-TG.
8262option2EECoITU-TG.
813option1SECoIUT-TG.
813option2SECOutputphaseadjustmentin10psstepsHigh-resolutionfrequencyandphasemeasurementFastdetectionofinputclockfailureandtransitiontoholdovermodeHoldoverfrequencyaveragingwithprogrammableaveragingtimeanddelaytime2.
4APLLFeaturesAPLLwithveryhigh-resolutionfractionalscaling(i.
e.
non-integer)perchannelAny-to-anyfrequencyconversionwith0ppmerrorTwohigh-speeddividers(integers4to15,halfdivides4.
5to7.
5)Easy-to-configure,completelyencapsulateddesignrequiresnoexternalVCXOorloopfiltercomponentsBypassmodesupportssystemtesting2.
5OutputClockFeaturesThreelow-jitteroutputclocksperchannelEachoutputcanbeonedifferentialoutputortwoCMOSoutputsOutputclockscanbeanyfrequencyfrom1Hzto1035MHz(250MHzmaxforCMOSandHSTLoutputs)Outputjitteraslowas0.
25psRMS(12kHzto20MHz)InCMOSmode,anadditionaldividerallowstheOCxNpintobeanintegerdivisoroftheOCxPpin(Example1:OC3P125MHz,OC3N25MHz.
Example2:OC2P25MHz,OC2N1Hz)OutputseasilyinterfacewithCML,LVDS,LVPECL,HSTL,SSTL,HCSLandCMOScomponentsSupportedtelecomfrequenciesincludePDH,SDH,SynchronousEthernet,OTNSophisticatedoutput-to-outputphasealignmentPer-outputphaseadjustmentwithhighresolutionandunlimitedrangePer-outputenable/disablePer-outputglitchlessstart/stop(stophighorlow)2.
6GeneralFeaturesSPIorI2CserialmicroprocessorinterfaceperchannelAutomaticself-configurationatpower-upfrominternalEEPROMmemory;pincontroltospecifyoneoffourstoredconfigurationsNumericallycontrolledoscillator(NCO)behaviorallowssystemsoftwaretosteerDPLLfrequencywithresolutionbetterthan0.
01ppbInput-to-outputalignmentwithexternalfeedbackFourgeneral-purposeI/OpinsperchanneleachwithmanypossiblestatusandcontroloptionsOutputframesyncsignals:2kHzor8kHz(SONET/SDH),1Hz(IEEE1588)orotherfrequencyInternalcompensationforlocaloscillatorfrequencyerror2.
7APISoftwareInterfacesto1588-capablePHYsandswitcheswithintegratedtimestampingAbstractionlayerforindependencefromOSandCPU,fromembeddedSoCtohome-grownFitsintocentralized,highlyintegrated"pizzabox"architecturesaswellasdistributedarchitectureswithmultiplelinecardsandtimingcardsZL30723ProductBrief4MicrosemiCorporation3.
ApplicationsITU-TG.
8262systemtimingcardsforSynchronousEthernetsystemsSystemtimingcardswhichsupportITU-TG.
781SETS(SDHEquipmentTimingSource)IntegratedbasestationreferencesynchronizationforairinterfacesforoGSM,WCDMA,TD-SCDMA,LTEandLTE-AoFDDorTDDmobiletechnologyoFemtocells,smallcells(residential,urban,rural,enterprise),picocellsandmacrocellsMobileBackhaulNID,cell-siterouter,edgeswitch/router,microwaveoraccessaggregationnodeEPON/GPONOLTandONU/ONTDSLAMandRT-DSLAM10G,40Gand100GlinecardsSONET/SDH,FibreChannel,XAUI4.
PinDiagramThedeviceispackagedina5x10mm64-pinLGA.
Figure3-PinDiagramZL30723ProductBrief5MicrosemiCorporation5.
MechanicalDrawingSYMBOLCOMMONDIMENSIONSMINTYPMAXTOTALTHICKNESSA------1SUBSTRATETHICKNESSA10.
19REFMOLDTHICKNESSA20.
7REFBODYSIZED10BSCE5BSCLEADWIDTHW0.
20.
250.
3LEADLENGTHL0.
350.
40.
45LEADPITCHe0.
4BSCLEADCOUNTn64EDGELEADCENTERTOCENTERD18.
4BSCE13.
6BSCBODYCENTERTOLEADSD0.
2BSCSE0.
2BSCPACKAGEEDGETOLERANCEaaa0.
1MOLDFLATNESSbbb0.
2COPLANARITYddd0.
08Dimensionsinmm.
MicrosemiCorporateHeadquartersOneEnterpriseAlisoViejo,CA92656USAWithintheUSA:+1(800)713-4113OutsidetheUSA:+1(949)380-6100Sales:+1(949)380-6136Fax:+1(949)215-4996E-mail:sales.
support@microsemi.
com2016MicrosemiCorporation.
Allrightsreserved.
MicrosemiandtheMicrosemilogoaretrademarksofMicrosemiCorporation.
Allothertrademarksandservicemarksarethepropertyoftheirrespectiveowners.
MicrosemiCorporation(Nasdaq:MSCC)offersacomprehensiveportfolioofsemiconductorandsystemsolutionsforcommunications,defense&security,aerospaceandindustrialmarkets.
Productsincludehigh-performanceandradiation-hardenedanalogmixed-signalintegratedcircuits,FPGAs,SoCsandASICs;powermanagementproducts;timingandsynchronizationdevicesandprecisetimesolutions,settingtheworld'sstandardfortime;voiceprocessingdevices;RFsolutions;discretecomponents;securitytechnologiesandscalableanti-tamperproducts;Power-over-EthernetICsandmidspans;aswellascustomdesigncapabilitiesandservices.
MicrosemiisheadquarteredinAlisoViejo,Calif.
,andhasapproximately3,400employeesglobally.
Learnmoreatwww.
microsemi.
com.
Microsemimakesnowarranty,representation,orguaranteeregardingtheinformationcontainedhereinorthesuitabilityofitsproductsandservicesforanyparticularpurpose,nordoesMicrosemiassumeanyliabilitywhatsoeverarisingoutoftheapplicationoruseofanyproductorcircuit.
TheproductssoldhereunderandanyotherproductssoldbyMicrosemihavebeensubjecttolimitedtestingandshouldnotbeusedinconjunctionwithmission-criticalequipmentorapplications.
Anyperformancespecificationsarebelievedtobereliablebutarenotverified,andBuyermustconductandcompleteallperformanceandothertestingoftheproducts,aloneandtogetherwith,orinstalledin,anyend-products.
BuyershallnotrelyonanydataandperformancespecificationsorparametersprovidedbyMicrosemi.
ItistheBuyer'sresponsibilitytoindependentlydeterminesuitabilityofanyproductsandtotestandverifythesame.
TheinformationprovidedbyMicrosemihereunderisprovided"asis,whereis"andwithallfaults,andtheentireriskassociatedwithsuchinformationisentirelywiththeBuyer.
Microsemidoesnotgrant,explicitlyorimplicitly,toanypartyanypatentrights,licenses,oranyotherIPrights,whetherwithregardtosuchinformationitselforanythingdescribedbysuchinformation.
InformationprovidedinthisdocumentisproprietarytoMicrosemi,andMicrosemireservestherighttomakeanychangestotheinformationinthisdocumentortoanyproductsandservicesatanytimewithoutnotice.