8.www.299pp.com
www.299pp.com 时间:2021-03-19 阅读:()
CDCLVD2104www.
ti.
comSCAS903A–JUNE2010–REVISEDAUGUST2010Dual1:4LowAdditiveJitterLVDSBufferCheckforSamples:CDCLVD21041FEATURESDESCRIPTIONDual1:4DifferentialBufferLowAdditiveJitter3000V(1)Stressesbeyondthoselistedunder"absolutemaximumratings"maycausepermanentdamagetothedevice.
Thesearestressratingsonlyandfunctionaloperationofthedeviceattheseoranyotherconditionsbeyondthoseindicatedunder"recommendedoperatingconditions"isnotimplied.
Exposuretoabsolute–maximum–ratedconditionsforextendedperiodsmayaffectdevicereliability.
(2)Theoutputscanhandlepermanentshort.
RECOMMENDEDOPERATINGCONDITIONSMINTYPMAXUNITSVCCDevicesupplyvoltage2.
3752.
52.
625VTAAmbienttemperature-4085°CCopyright2010,TexasInstrumentsIncorporatedSubmitDocumentationFeedback3ProductFolderLink(s):CDCLVD2104CDCLVD2104SCAS903A–JUNE2010–REVISEDAUGUST2010www.
ti.
comTHERMALINFORMATIONCDCLVD2104THERMALMETRIC(1)QFNUNITS28PINSqJAJunction-to-ambientthermalresistance34qJC(top)Junction-to-case(top)thermalresistance27qJBJunction-to-boardthermalresistance9°C/WyJTJunction-to-topcharacterizationparameter0.
4yJBJunction-to-boardcharacterizationparameter8qJC(bottom)Junction-to-case(bottom)thermalresistance4(1)Formoreinformationabouttraditionalandnewthermalmetrics,seetheICPackageThermalMetricsapplicationreport,SPRA953.
ELECTRICALCHARACTERISTICSAtVCC=2.
375Vto2.
625VandTA=–40°Cto85°C(unlessotherwisenoted).
PARAMETERTESTCONDITIONSMINTYPMAXUNITENCONTROLINPUTCHARACTERISTICSVdI33-StateOpen0.
5*VCCVVdIHInputhighvoltage0.
7*VCCVVdILInputlowvoltage0.
2*VCCVIdIHInputhighcurrentVCC=2.
625V,VIH=2.
625V30mAIdILInputlowcurrentVCC=2.
625V,VIL=0V–30mARpull(EN)Inputpull-up/pull-downresistor200kΩ2.
5VLVCMOS(seeFigure7)INPUTCHARACTERISTICSfINInputfrequency200MHzExternalthresholdvoltageappliedVthInputthresholdvoltage1.
11.
5VtocomplementaryinputVIHInputhighvoltageVth+0.
1VCCVVILInputlowvoltage0Vth–0.
1VIIHInputhighcurrentVCC=2.
625V,VIH=2.
625V10mAIILInputlowcurrentVCC=2.
625V,VIL=0V–10mAΔV/ΔTInputedgerate20%–80%1.
5V/nsCINInputcapacitance2.
5pFDIFFERENTIALINPUTCHARACTERISTICSfINInputfrequencyClockinput800MHzDifferentialinputvoltageVIN,DIFFVICM=1.
25V0.
31.
6VPPpeak-to-peakVICMInputcommon-modevoltagerangeVIN,DIFF,PP>0.
4V1VCC–0.
3VIIHInputhighcurrentVCC=2.
625V,VIH=2.
625V10mAIILInputlowcurrentVCC=2.
625V,VIL=0V–10mAΔV/ΔTInputedgerate20%to80%0.
75V/nsCINInputcapacitance2.
5pF4SubmitDocumentationFeedbackCopyright2010,TexasInstrumentsIncorporatedProductFolderLink(s):CDCLVD2104CDCLVD2104www.
ti.
comSCAS903A–JUNE2010–REVISEDAUGUST2010ELECTRICALCHARACTERISTICS(continued)AtVCC=2.
375Vto2.
625VandTA=–40°Cto85°C(unlessotherwisenoted).
PARAMETERTESTCONDITIONSMINTYPMAXUNITLVDSOUTPUTCHARACTERISTICS|VOD|Differentialoutputvoltagemagnitude250450mVChangeindifferentialoutputvoltageΔVOD–1515mVmagnitudeVIN,DIFF,PP=0.
3V,RL=100ΩSteady-statecommonmodeoutputVOC(SS)1.
11.
375VvoltageSteady-statecommonmodeoutputΔVOC(SS)VIN,DIFF,PP=0.
6V,RL=100Ω–1515mVvoltagePercentageofoutputamplitudeVringOutputovershootandundershoot10%VODVOSOutputaccommonmodeVIN,DIFF,PP=0.
6V,RL=100Ω4070mVPPIOSShort-circuitoutputcurrentVOD=0V±24mAtPDPropagationdelayVIN,DIFF,PP=0.
3V1.
52.
5nstSK,PPPart-to-partskew600pstSK,O_WBWithinbankoutputskew35pstSK,O_BBBank-to-bankoutputskewbothinputsarephasealigned100psPulseskew(with50%dutycycleCrossing-point-to-crossing-pointtSK,P–5050psinput)distortionRandomadditivejitter(with50%dutyEdgespeed0.
75V/nstRJIT0.
3ps,RMScycleinput)10kHz–20MHztR/tFOutputrise/falltime20%to80%,100Ω,5pF50300psICCSTATStaticsupplycurrentOutputsunterminated,f=0Hz2745mAAlloutputs,RL=100Ω,ICC100Supplycurrent74108mAf=100MHzAlloutputs,RL=100Ω,ICC800Supplycurrent108144mAf=800MHzVAC_REFCHARACTERISTICSVAC_REFReferenceoutputvoltageVCC=2.
5V,Iload=100A1.
11.
251.
35VCopyright2010,TexasInstrumentsIncorporatedSubmitDocumentationFeedback5ProductFolderLink(s):CDCLVD2104CDCLVD2104SCAS903A–JUNE2010–REVISEDAUGUST2010www.
ti.
comTypicalAdditivePhaseNoiseCharacteristicsfor100MHzClockPARAMETERMINTYPMAXUNITphn100Phasenoiseat100Hzoffset-132.
9dBc/Hzphn1kPhasenoiseat1kHzoffset-138.
8dBc/Hzphn10kPhasenoiseat10kHzoffset-147.
4dBc/Hzphn100kPhasenoiseat100kHzoffset-153.
6dBc/Hzphn1MPhasenoiseat1MHzoffset-155.
2dBc/Hzphn10MPhasenoiseat10MHzoffset-156.
2dBc/Hzphn20MPhasenoiseat20MHzoffset-156.
6dBc/HztRJITRandomadditivejitterfrom10kHzto20MHz171fs,RMSTypicalAdditivePhaseNoiseCharacteristicsfor737.
27MHzClockPARAMETERMINTYPMAXUNITphn100Phasenoiseat100Hzoffset-80.
2dBc/Hzphn1kPhasenoiseat1kHzoffset-114.
3dBc/Hzphn10kPhasenoiseat10kHzoffset-138dBc/Hzphn100kPhasenoiseat100kHzoffset-143.
9dBc/Hzphn1MPhasenoiseat1MHzoffset-145.
2dBc/Hzphn10MPhasenoiseat10MHzoffset-146.
5dBc/Hzphn20MPhasenoiseat20MHzoffset-146.
6dBc/HztRJITRandomadditivejitterfrom10kHzto20MHz65fs,RMS6SubmitDocumentationFeedbackCopyright2010,TexasInstrumentsIncorporatedProductFolderLink(s):CDCLVD2104CDCLVD2104www.
ti.
comSCAS903A–JUNE2010–REVISEDAUGUST2010TYPICALCHARACTERISTICSINPUTCLOCKANDOUTPUTCLOCKPHASENOISESvsFREQUENCYFROMTHECARRIER(TA=25°CandVCC=2.
5V)InputclockRMSjitteris32fsfrom10kHzto20MHzandadditiveRMSjitteris152fsFigure3.
100MHzInputandOutputPhaseNoisePlotCopyright2010,TexasInstrumentsIncorporatedSubmitDocumentationFeedback7ProductFolderLink(s):CDCLVD2104CDCLVD2104SCAS903A–JUNE2010–REVISEDAUGUST2010www.
ti.
comTYPICALCHARACTERISTICS(continued)DifferentialOutputVoltagevsFrequencyFigure4.
8SubmitDocumentationFeedbackCopyright2010,TexasInstrumentsIncorporatedProductFolderLink(s):CDCLVD2104CDCLVD2104www.
ti.
comSCAS903A–JUNE2010–REVISEDAUGUST2010TESTCONFIGURATIONSFigure5.
LVDSOutputDCConfigurationDuringDeviceTestFigure6.
LVDSOutputACConfigurationDuringDeviceTestFigure7.
DCCoupledLVCMOSInputDuringDeviceTestFigure8.
OutputVoltageandRise/FallTimeCopyright2010,TexasInstrumentsIncorporatedSubmitDocumentationFeedback9ProductFolderLink(s):CDCLVD2104CDCLVD2104SCAS903A–JUNE2010–REVISEDAUGUST2010www.
ti.
comA.
Outputskewiscalculatedasthegreaterofthefollowing:AsthedifferencebetweenthefastestandtheslowesttPLHnorthedifferencebetweenthefastestandtheslowesttPHLn(n=0,1,2,.
.
7).
B.
Part-to-partskewiscalculatedasthegreaterofthefollowing:AsthedifferencebetweenthefastestandtheslowesttPLHnorthedifferencebetweenthefastestandtheslowesttPHLnacrossmultipledevices(n=0,1,2,.
.
7).
C.
Bothinputs(IN0andIN1)arephasealigned.
Figure9.
OutputSkewandPart-to-PartSkewFigure10.
OutputOvershootandUndershoot10SubmitDocumentationFeedbackCopyright2010,TexasInstrumentsIncorporatedProductFolderLink(s):CDCLVD2104CDCLVD2104www.
ti.
comSCAS903A–JUNE2010–REVISEDAUGUST2010Figure11.
OutputACCommonModeAPPLICATIONINFORMATIONTHERMALMANAGEMENTForreliabilityandperformancereasons,thedietemperatureshouldbelimitedtoamaximumof125°C.
Thedevicepackagehasanexposedpadthatprovidestheprimaryheatremovalpathtotheprintedcircuitboard(PCB).
Tomaximizetheheatdissipationfromthepackage,athermallandingpatternincludingmultipleviastoagroundplanemustbeincorporatedintothePCBwithinthefootprintofthepackage.
TheThermalPadmustbesoldereddowntoensureadequateheatconductiontoofthepackage.
Figure12showsarecommendedlandandviapattern.
Figure12.
RecommendedPCBLayoutPOWER-SUPPLYFILTERINGHigh-performanceclockbuffersaresensitivetonoiseonthepowersupply,whichcandramaticallyincreasetheadditivejitterofthebuffer.
Thus,itisessentialtoreducenoisefromthesystempowersupply,especiallywhenjitter/phasenoiseiscriticaltoapplications.
Filtercapacitorsareusedtoeliminatethelow-frequencynoisefromthepowersupply,wherethebypasscapacitorsprovidetheverylowimpedancepathforhigh-frequencynoiseandguardthepower-supplysystemagainsttheinducedfluctuations.
Thesebypasscapacitorsalsoprovideinstantaneouscurrentsurgesasrequiredbythedeviceandshouldhavelowequivalentseriesresistance(ESR).
Toproperlyusethebypasscapacitors,theymustbeplacedveryclosetothepower-supplypinsandlaidoutwithshortloopstominimizeinductance.
Itisrecommendedtoaddasmanyhigh-frequency(forexample,0.
1mF)bypasscapacitorsastherearesupplypinsinthepackage.
Itisrecommended,butnotrequired,toinsertaferritebeadbetweentheboardpowersupplyCopyright2010,TexasInstrumentsIncorporatedSubmitDocumentationFeedback11ProductFolderLink(s):CDCLVD2104CDCLVD2104SCAS903A–JUNE2010–REVISEDAUGUST2010www.
ti.
comandthechippowersupplythatisolatesthehigh-frequencyswitchingnoisesgeneratedbytheclockdriver;thesebeadspreventtheswitchingnoisefromleakingintotheboardsupply.
Chooseanappropriateferritebeadwithverylowdcresistancebecauseitisimperativetoprovideadequateisolationbetweentheboardsupplyandthechipsupply,aswellastomaintainavoltageatthesupplypinsthatisgreaterthantheminimumvoltagerequiredforproperoperation.
Figure13.
Power-SupplyDecouplingLVDSOUTPUTTERMINATIONTheproperLVDSterminationforsignalintegrityovertwo50Ωlinesis100Ωbetweentheoutputsonthereceiverend.
Eitherdc-coupledterminationorac-coupledterminationcanbeusedforLVDSoutputs.
Itisrecommendedtoplaceterminationresisterclosetothereceiver.
IfthereceiverisinternallybiasedtoavoltagedifferentthantheoutputcommonmodevoltageoftheCDCLVD2104,ac-couplingshouldbeused.
IftheLVDSreceiverhasinternal100ohmtermination,externalterminationmustbeomitted.
Unusedoutputscanbeleftopenwithoutconnectinganytracetotheoutputpins.
Figure14.
LVDSOutputDCTerminationFigure15.
LVDSOutputACTerminationWithReceiverInternallyBiased12SubmitDocumentationFeedbackCopyright2010,TexasInstrumentsIncorporatedProductFolderLink(s):CDCLVD2104CDCLVD2104www.
ti.
comSCAS903A–JUNE2010–REVISEDAUGUST2010INPUTTERMINATIONTheCDCLVD2104inputscanbeinterfacedwithLVDS,LVPECL,orLVCMOSdrivers.
LVDSDrivercanbeconnectedtoCDCLVD2104inputswithdcoraccouplingasshownFigure16andFigure17,respectively.
Figure16.
LVDSClockDriverConnectedtoCDCLVD2104Input(ACCoupled)Figure17.
LVDSClockDriverConnectedtoCDCLVD2104Input(DCCoupled)Figure18showshowtoconnectLVPECLinputstotheCDCLVD2104.
TheseriesresistorsarerequiredtoreducetheLVPECLsignalswingifthesignalswingis>1.
6VPP.
Figure18.
LVPECLClockDriverConnectedtoCDCLVD2104InputCopyright2010,TexasInstrumentsIncorporatedSubmitDocumentationFeedback13ProductFolderLink(s):CDCLVD2104CDCLVD2104SCAS903A–JUNE2010–REVISEDAUGUST2010www.
ti.
comFigure19illustrateshowtocouplea2.
5VLVCMOSclockinputtotheCDCLVD2104directly.
Theseriesresistance(RS)shouldbeplacedclosetotheLVCMOSdriverifneeded.
3.
3VLVCMOSclockinputswingneedstobelimitedtoVIH≤VCC.
Figure19.
2.
5VLVCMOSClockDriverConnectedtoCDCLVD2104InputIfoneoftheinputbuffersisused,theotherbuffershouldbedisabledthroughtheENpin,andunusedinputpinsshouldbegroundedby1kΩresistors.
SpacerREVISIONHISTORYChangesfromOriginal(June2010)toRevisionAPageChangedthedatasheetfromProductPreviewtoProduction114SubmitDocumentationFeedbackCopyright2010,TexasInstrumentsIncorporatedProductFolderLink(s):CDCLVD2104PACKAGEOPTIONADDENDUMwww.
ti.
com10-Dec-2020Addendum-Page1PACKAGINGINFORMATIONOrderableDeviceStatus(1)PackageTypePackageDrawingPinsPackageQtyEcoPlan(2)Leadfinish/Ballmaterial(6)MSLPeakTemp(3)OpTemp(°C)DeviceMarking(4/5)SamplesCDCLVD2104RHDRACTIVEVQFNRHD283000RoHS&GreenNIPDAULevel-2-260C-1YEAR-40to85CDCLVD2104CDCLVD2104RHDTACTIVEVQFNRHD28250RoHS&GreenNIPDAULevel-2-260C-1YEAR-40to85CDCLVD2104(1)Themarketingstatusvaluesaredefinedasfollows:ACTIVE:Productdevicerecommendedfornewdesigns.
LIFEBUY:TIhasannouncedthatthedevicewillbediscontinued,andalifetime-buyperiodisineffect.
NRND:Notrecommendedfornewdesigns.
Deviceisinproductiontosupportexistingcustomers,butTIdoesnotrecommendusingthispartinanewdesign.
PREVIEW:Devicehasbeenannouncedbutisnotinproduction.
Samplesmayormaynotbeavailable.
OBSOLETE:TIhasdiscontinuedtheproductionofthedevice.
(2)RoHS:TIdefines"RoHS"tomeansemiconductorproductsthatarecompliantwiththecurrentEURoHSrequirementsforall10RoHSsubstances,includingtherequirementthatRoHSsubstancedonotexceed0.
1%byweightinhomogeneousmaterials.
Wheredesignedtobesolderedathightemperatures,"RoHS"productsaresuitableforuseinspecifiedlead-freeprocesses.
TImayreferencethesetypesofproductsas"Pb-Free".
RoHSExempt:TIdefines"RoHSExempt"tomeanproductsthatcontainleadbutarecompliantwithEURoHSpursuanttoaspecificEURoHSexemption.
Green:TIdefines"Green"tomeanthecontentofChlorine(Cl)andBromine(Br)basedflameretardantsmeetJS709Blowhalogenrequirementsof<=1000ppmthreshold.
Antimonytrioxidebasedflameretardantsmustalsomeetthe<=1000ppmthresholdrequirement.
(3)MSL,PeakTemp.
-TheMoistureSensitivityLevelratingaccordingtotheJEDECindustrystandardclassifications,andpeaksoldertemperature.
(4)Theremaybeadditionalmarking,whichrelatestothelogo,thelottracecodeinformation,ortheenvironmentalcategoryonthedevice.
(5)MultipleDeviceMarkingswillbeinsideparentheses.
OnlyoneDeviceMarkingcontainedinparenthesesandseparatedbya"~"willappearonadevice.
IfalineisindentedthenitisacontinuationofthepreviouslineandthetwocombinedrepresenttheentireDeviceMarkingforthatdevice.
(6)Leadfinish/Ballmaterial-OrderableDevicesmayhavemultiplematerialfinishoptions.
Finishoptionsareseparatedbyaverticalruledline.
Leadfinish/Ballmaterialvaluesmaywraptotwolinesifthefinishvalueexceedsthemaximumcolumnwidth.
ImportantInformationandDisclaimer:TheinformationprovidedonthispagerepresentsTI'sknowledgeandbeliefasofthedatethatitisprovided.
TIbasesitsknowledgeandbeliefoninformationprovidedbythirdparties,andmakesnorepresentationorwarrantyastotheaccuracyofsuchinformation.
Effortsareunderwaytobetterintegrateinformationfromthirdparties.
TIhastakenandcontinuestotakereasonablestepstoproviderepresentativeandaccurateinformationbutmaynothaveconducteddestructivetestingorchemicalanalysisonincomingmaterialsandchemicals.
TIandTIsuppliersconsidercertaininformationtobeproprietary,andthusCASnumbersandotherlimitedinformationmaynotbeavailableforrelease.
InnoeventshallTI'sliabilityarisingoutofsuchinformationexceedthetotalpurchasepriceoftheTIpart(s)atissueinthisdocumentsoldbyTItoCustomeronanannualbasis.
PACKAGEOPTIONADDENDUMwww.
ti.
com10-Dec-2020Addendum-Page2TAPEANDREELINFORMATION*AlldimensionsarenominalDevicePackageTypePackageDrawingPinsSPQReelDiameter(mm)ReelWidthW1(mm)A0(mm)B0(mm)K0(mm)P1(mm)W(mm)Pin1QuadrantCDCLVD2104RHDRVQFNRHD283000330.
012.
45.
35.
31.
58.
012.
0Q2CDCLVD2104RHDTVQFNRHD28250180.
012.
45.
35.
31.
58.
012.
0Q2PACKAGEMATERIALSINFORMATIONwww.
ti.
com12-Feb-2019PackMaterials-Page1*AlldimensionsarenominalDevicePackageTypePackageDrawingPinsSPQLength(mm)Width(mm)Height(mm)CDCLVD2104RHDRVQFNRHD283000350.
0350.
043.
0CDCLVD2104RHDTVQFNRHD28250210.
0185.
035.
0PACKAGEMATERIALSINFORMATIONwww.
ti.
com12-Feb-2019PackMaterials-Page2www.
ti.
comPACKAGEOUTLINE5.
154.
855.
154.
851.
00.
80.
050.
002X324X0.
52X328X0.
650.
4528X0.
300.
183.
150.
13.
150.
1(0.
2)TYPVQFN-1mmmaxheightRHD0028BPLASTICQUADFLATPACK-NOLEAD4226146/A08/20200.
08C0.
1CAB0.
05NOTES:1.
Alllineardimensionsareinmillimeters.
Anydimensionsinparenthesisareforreferenceonly.
DimensioningandtolerancingperASMEY14.
5M.
2.
Thisdrawingissubjecttochangewithoutnotice.
3.
Thepackagethermalpadmustbesolderedtotheprintedcircuitboardforthermalandmechanicalperformance.
PIN1INDEXAREASEATINGPLANEPIN1IDSYMMEXPOSEDTHERMALPADSYMM178141521222829SCALE2.
500ABCwww.
ti.
comEXAMPLEBOARDLAYOUT24X(0.
5)(1.
325)(1.
325)(R0.
05)TYP0.
07MAXALLAROUND0.
07MINALLAROUND28X(0.
75)28X(0.
24)(4.
65)(4.
65)(3.
15)(0.
2)TYPVIAVQFN-1mmmaxheightRHD0028BPLASTICQUADFLATPACK-NOLEAD4226146/A08/2020NOTES:(continued)4.
Thispackageisdesignedtobesolderedtoathermalpadontheboard.
Formoreinformation,seeTexasInstrumentsliteraturenumberSLUA271(www.
ti.
com/lit/slua271).
5.
Viasareoptionaldependingonapplication,refertodevicedatasheet.
Ifanyviasareimplemented,refertotheirlocationsshownonthisview.
Itisrecommendedthatviasunderpastebefilled,pluggedortented.
SYMMSYMMLANDPATTERNEXAMPLEEXPOSEDMETALSHOWNSCALE:18XSEESOLDERMASKDETAIL178141521222829METALEDGESOLDERMASKOPENINGEXPOSEDMETALMETALUNDERSOLDERMASKSOLDERMASKOPENINGEXPOSEDMETALNONSOLDERMASKDEFINED(PREFERRED)SOLDERMASKDEFINEDSOLDERMASKDETAILSwww.
ti.
comEXAMPLESTENCILDESIGN28X(0.
75)28X(0.
24)24X(0.
5)(4.
65)(4.
65)(0.
785)TYP(0.
785)TYP4X(1.
37)4X(1.
37)(R0.
05)TYPVQFN-1mmmaxheightRHD0028BPLASTICQUADFLATPACK-NOLEAD4226146/A08/2020NOTES:(continued)6.
Lasercuttingapertureswithtrapezoidalwallsandroundedcornersmayofferbetterpasterelease.
IPC-7525mayhavealternatedesignrecommendations.
SOLDERPASTEEXAMPLEBASEDON0.
125MMTHICKSTENCILSCALE:20XEXPOSEDPAD2976%PRINTEDSOLDERCOVERAGEBYAREAUNDERPACKAGESYMMSYMM178141521222829IMPORTANTNOTICEANDDISCLAIMERTIPROVIDESTECHNICALANDRELIABILITYDATA(INCLUDINGDATASHEETS),DESIGNRESOURCES(INCLUDINGREFERENCEDESIGNS),APPLICATIONOROTHERDESIGNADVICE,WEBTOOLS,SAFETYINFORMATION,ANDOTHERRESOURCES"ASIS"ANDWITHALLFAULTS,ANDDISCLAIMSALLWARRANTIES,EXPRESSANDIMPLIED,INCLUDINGWITHOUTLIMITATIONANYIMPLIEDWARRANTIESOFMERCHANTABILITY,FITNESSFORAPARTICULARPURPOSEORNON-INFRINGEMENTOFTHIRDPARTYINTELLECTUALPROPERTYRIGHTS.
TheseresourcesareintendedforskilleddevelopersdesigningwithTIproducts.
Youaresolelyresponsiblefor(1)selectingtheappropriateTIproductsforyourapplication,(2)designing,validatingandtestingyourapplication,and(3)ensuringyourapplicationmeetsapplicablestandards,andanyothersafety,security,orotherrequirements.
Theseresourcesaresubjecttochangewithoutnotice.
TIgrantsyoupermissiontousetheseresourcesonlyfordevelopmentofanapplicationthatusestheTIproductsdescribedintheresource.
Otherreproductionanddisplayoftheseresourcesisprohibited.
NolicenseisgrantedtoanyotherTIintellectualpropertyrightortoanythirdpartyintellectualpropertyright.
TIdisclaimsresponsibilityfor,andyouwillfullyindemnifyTIanditsrepresentativesagainst,anyclaims,damages,costs,losses,andliabilitiesarisingoutofyouruseoftheseresources.
TI'sproductsareprovidedsubjecttoTI'sTermsofSale(www.
ti.
com/legal/termsofsale.
html)orotherapplicabletermsavailableeitheronti.
comorprovidedinconjunctionwithsuchTIproducts.
TI'sprovisionoftheseresourcesdoesnotexpandorotherwisealterTI'sapplicablewarrantiesorwarrantydisclaimersforTIproducts.
MailingAddress:TexasInstruments,PostOfficeBox655303,Dallas,Texas75265Copyright2020,TexasInstrumentsIncorporated
ti.
comSCAS903A–JUNE2010–REVISEDAUGUST2010Dual1:4LowAdditiveJitterLVDSBufferCheckforSamples:CDCLVD21041FEATURESDESCRIPTIONDual1:4DifferentialBufferLowAdditiveJitter3000V(1)Stressesbeyondthoselistedunder"absolutemaximumratings"maycausepermanentdamagetothedevice.
Thesearestressratingsonlyandfunctionaloperationofthedeviceattheseoranyotherconditionsbeyondthoseindicatedunder"recommendedoperatingconditions"isnotimplied.
Exposuretoabsolute–maximum–ratedconditionsforextendedperiodsmayaffectdevicereliability.
(2)Theoutputscanhandlepermanentshort.
RECOMMENDEDOPERATINGCONDITIONSMINTYPMAXUNITSVCCDevicesupplyvoltage2.
3752.
52.
625VTAAmbienttemperature-4085°CCopyright2010,TexasInstrumentsIncorporatedSubmitDocumentationFeedback3ProductFolderLink(s):CDCLVD2104CDCLVD2104SCAS903A–JUNE2010–REVISEDAUGUST2010www.
ti.
comTHERMALINFORMATIONCDCLVD2104THERMALMETRIC(1)QFNUNITS28PINSqJAJunction-to-ambientthermalresistance34qJC(top)Junction-to-case(top)thermalresistance27qJBJunction-to-boardthermalresistance9°C/WyJTJunction-to-topcharacterizationparameter0.
4yJBJunction-to-boardcharacterizationparameter8qJC(bottom)Junction-to-case(bottom)thermalresistance4(1)Formoreinformationabouttraditionalandnewthermalmetrics,seetheICPackageThermalMetricsapplicationreport,SPRA953.
ELECTRICALCHARACTERISTICSAtVCC=2.
375Vto2.
625VandTA=–40°Cto85°C(unlessotherwisenoted).
PARAMETERTESTCONDITIONSMINTYPMAXUNITENCONTROLINPUTCHARACTERISTICSVdI33-StateOpen0.
5*VCCVVdIHInputhighvoltage0.
7*VCCVVdILInputlowvoltage0.
2*VCCVIdIHInputhighcurrentVCC=2.
625V,VIH=2.
625V30mAIdILInputlowcurrentVCC=2.
625V,VIL=0V–30mARpull(EN)Inputpull-up/pull-downresistor200kΩ2.
5VLVCMOS(seeFigure7)INPUTCHARACTERISTICSfINInputfrequency200MHzExternalthresholdvoltageappliedVthInputthresholdvoltage1.
11.
5VtocomplementaryinputVIHInputhighvoltageVth+0.
1VCCVVILInputlowvoltage0Vth–0.
1VIIHInputhighcurrentVCC=2.
625V,VIH=2.
625V10mAIILInputlowcurrentVCC=2.
625V,VIL=0V–10mAΔV/ΔTInputedgerate20%–80%1.
5V/nsCINInputcapacitance2.
5pFDIFFERENTIALINPUTCHARACTERISTICSfINInputfrequencyClockinput800MHzDifferentialinputvoltageVIN,DIFFVICM=1.
25V0.
31.
6VPPpeak-to-peakVICMInputcommon-modevoltagerangeVIN,DIFF,PP>0.
4V1VCC–0.
3VIIHInputhighcurrentVCC=2.
625V,VIH=2.
625V10mAIILInputlowcurrentVCC=2.
625V,VIL=0V–10mAΔV/ΔTInputedgerate20%to80%0.
75V/nsCINInputcapacitance2.
5pF4SubmitDocumentationFeedbackCopyright2010,TexasInstrumentsIncorporatedProductFolderLink(s):CDCLVD2104CDCLVD2104www.
ti.
comSCAS903A–JUNE2010–REVISEDAUGUST2010ELECTRICALCHARACTERISTICS(continued)AtVCC=2.
375Vto2.
625VandTA=–40°Cto85°C(unlessotherwisenoted).
PARAMETERTESTCONDITIONSMINTYPMAXUNITLVDSOUTPUTCHARACTERISTICS|VOD|Differentialoutputvoltagemagnitude250450mVChangeindifferentialoutputvoltageΔVOD–1515mVmagnitudeVIN,DIFF,PP=0.
3V,RL=100ΩSteady-statecommonmodeoutputVOC(SS)1.
11.
375VvoltageSteady-statecommonmodeoutputΔVOC(SS)VIN,DIFF,PP=0.
6V,RL=100Ω–1515mVvoltagePercentageofoutputamplitudeVringOutputovershootandundershoot10%VODVOSOutputaccommonmodeVIN,DIFF,PP=0.
6V,RL=100Ω4070mVPPIOSShort-circuitoutputcurrentVOD=0V±24mAtPDPropagationdelayVIN,DIFF,PP=0.
3V1.
52.
5nstSK,PPPart-to-partskew600pstSK,O_WBWithinbankoutputskew35pstSK,O_BBBank-to-bankoutputskewbothinputsarephasealigned100psPulseskew(with50%dutycycleCrossing-point-to-crossing-pointtSK,P–5050psinput)distortionRandomadditivejitter(with50%dutyEdgespeed0.
75V/nstRJIT0.
3ps,RMScycleinput)10kHz–20MHztR/tFOutputrise/falltime20%to80%,100Ω,5pF50300psICCSTATStaticsupplycurrentOutputsunterminated,f=0Hz2745mAAlloutputs,RL=100Ω,ICC100Supplycurrent74108mAf=100MHzAlloutputs,RL=100Ω,ICC800Supplycurrent108144mAf=800MHzVAC_REFCHARACTERISTICSVAC_REFReferenceoutputvoltageVCC=2.
5V,Iload=100A1.
11.
251.
35VCopyright2010,TexasInstrumentsIncorporatedSubmitDocumentationFeedback5ProductFolderLink(s):CDCLVD2104CDCLVD2104SCAS903A–JUNE2010–REVISEDAUGUST2010www.
ti.
comTypicalAdditivePhaseNoiseCharacteristicsfor100MHzClockPARAMETERMINTYPMAXUNITphn100Phasenoiseat100Hzoffset-132.
9dBc/Hzphn1kPhasenoiseat1kHzoffset-138.
8dBc/Hzphn10kPhasenoiseat10kHzoffset-147.
4dBc/Hzphn100kPhasenoiseat100kHzoffset-153.
6dBc/Hzphn1MPhasenoiseat1MHzoffset-155.
2dBc/Hzphn10MPhasenoiseat10MHzoffset-156.
2dBc/Hzphn20MPhasenoiseat20MHzoffset-156.
6dBc/HztRJITRandomadditivejitterfrom10kHzto20MHz171fs,RMSTypicalAdditivePhaseNoiseCharacteristicsfor737.
27MHzClockPARAMETERMINTYPMAXUNITphn100Phasenoiseat100Hzoffset-80.
2dBc/Hzphn1kPhasenoiseat1kHzoffset-114.
3dBc/Hzphn10kPhasenoiseat10kHzoffset-138dBc/Hzphn100kPhasenoiseat100kHzoffset-143.
9dBc/Hzphn1MPhasenoiseat1MHzoffset-145.
2dBc/Hzphn10MPhasenoiseat10MHzoffset-146.
5dBc/Hzphn20MPhasenoiseat20MHzoffset-146.
6dBc/HztRJITRandomadditivejitterfrom10kHzto20MHz65fs,RMS6SubmitDocumentationFeedbackCopyright2010,TexasInstrumentsIncorporatedProductFolderLink(s):CDCLVD2104CDCLVD2104www.
ti.
comSCAS903A–JUNE2010–REVISEDAUGUST2010TYPICALCHARACTERISTICSINPUTCLOCKANDOUTPUTCLOCKPHASENOISESvsFREQUENCYFROMTHECARRIER(TA=25°CandVCC=2.
5V)InputclockRMSjitteris32fsfrom10kHzto20MHzandadditiveRMSjitteris152fsFigure3.
100MHzInputandOutputPhaseNoisePlotCopyright2010,TexasInstrumentsIncorporatedSubmitDocumentationFeedback7ProductFolderLink(s):CDCLVD2104CDCLVD2104SCAS903A–JUNE2010–REVISEDAUGUST2010www.
ti.
comTYPICALCHARACTERISTICS(continued)DifferentialOutputVoltagevsFrequencyFigure4.
8SubmitDocumentationFeedbackCopyright2010,TexasInstrumentsIncorporatedProductFolderLink(s):CDCLVD2104CDCLVD2104www.
ti.
comSCAS903A–JUNE2010–REVISEDAUGUST2010TESTCONFIGURATIONSFigure5.
LVDSOutputDCConfigurationDuringDeviceTestFigure6.
LVDSOutputACConfigurationDuringDeviceTestFigure7.
DCCoupledLVCMOSInputDuringDeviceTestFigure8.
OutputVoltageandRise/FallTimeCopyright2010,TexasInstrumentsIncorporatedSubmitDocumentationFeedback9ProductFolderLink(s):CDCLVD2104CDCLVD2104SCAS903A–JUNE2010–REVISEDAUGUST2010www.
ti.
comA.
Outputskewiscalculatedasthegreaterofthefollowing:AsthedifferencebetweenthefastestandtheslowesttPLHnorthedifferencebetweenthefastestandtheslowesttPHLn(n=0,1,2,.
.
7).
B.
Part-to-partskewiscalculatedasthegreaterofthefollowing:AsthedifferencebetweenthefastestandtheslowesttPLHnorthedifferencebetweenthefastestandtheslowesttPHLnacrossmultipledevices(n=0,1,2,.
.
7).
C.
Bothinputs(IN0andIN1)arephasealigned.
Figure9.
OutputSkewandPart-to-PartSkewFigure10.
OutputOvershootandUndershoot10SubmitDocumentationFeedbackCopyright2010,TexasInstrumentsIncorporatedProductFolderLink(s):CDCLVD2104CDCLVD2104www.
ti.
comSCAS903A–JUNE2010–REVISEDAUGUST2010Figure11.
OutputACCommonModeAPPLICATIONINFORMATIONTHERMALMANAGEMENTForreliabilityandperformancereasons,thedietemperatureshouldbelimitedtoamaximumof125°C.
Thedevicepackagehasanexposedpadthatprovidestheprimaryheatremovalpathtotheprintedcircuitboard(PCB).
Tomaximizetheheatdissipationfromthepackage,athermallandingpatternincludingmultipleviastoagroundplanemustbeincorporatedintothePCBwithinthefootprintofthepackage.
TheThermalPadmustbesoldereddowntoensureadequateheatconductiontoofthepackage.
Figure12showsarecommendedlandandviapattern.
Figure12.
RecommendedPCBLayoutPOWER-SUPPLYFILTERINGHigh-performanceclockbuffersaresensitivetonoiseonthepowersupply,whichcandramaticallyincreasetheadditivejitterofthebuffer.
Thus,itisessentialtoreducenoisefromthesystempowersupply,especiallywhenjitter/phasenoiseiscriticaltoapplications.
Filtercapacitorsareusedtoeliminatethelow-frequencynoisefromthepowersupply,wherethebypasscapacitorsprovidetheverylowimpedancepathforhigh-frequencynoiseandguardthepower-supplysystemagainsttheinducedfluctuations.
Thesebypasscapacitorsalsoprovideinstantaneouscurrentsurgesasrequiredbythedeviceandshouldhavelowequivalentseriesresistance(ESR).
Toproperlyusethebypasscapacitors,theymustbeplacedveryclosetothepower-supplypinsandlaidoutwithshortloopstominimizeinductance.
Itisrecommendedtoaddasmanyhigh-frequency(forexample,0.
1mF)bypasscapacitorsastherearesupplypinsinthepackage.
Itisrecommended,butnotrequired,toinsertaferritebeadbetweentheboardpowersupplyCopyright2010,TexasInstrumentsIncorporatedSubmitDocumentationFeedback11ProductFolderLink(s):CDCLVD2104CDCLVD2104SCAS903A–JUNE2010–REVISEDAUGUST2010www.
ti.
comandthechippowersupplythatisolatesthehigh-frequencyswitchingnoisesgeneratedbytheclockdriver;thesebeadspreventtheswitchingnoisefromleakingintotheboardsupply.
Chooseanappropriateferritebeadwithverylowdcresistancebecauseitisimperativetoprovideadequateisolationbetweentheboardsupplyandthechipsupply,aswellastomaintainavoltageatthesupplypinsthatisgreaterthantheminimumvoltagerequiredforproperoperation.
Figure13.
Power-SupplyDecouplingLVDSOUTPUTTERMINATIONTheproperLVDSterminationforsignalintegrityovertwo50Ωlinesis100Ωbetweentheoutputsonthereceiverend.
Eitherdc-coupledterminationorac-coupledterminationcanbeusedforLVDSoutputs.
Itisrecommendedtoplaceterminationresisterclosetothereceiver.
IfthereceiverisinternallybiasedtoavoltagedifferentthantheoutputcommonmodevoltageoftheCDCLVD2104,ac-couplingshouldbeused.
IftheLVDSreceiverhasinternal100ohmtermination,externalterminationmustbeomitted.
Unusedoutputscanbeleftopenwithoutconnectinganytracetotheoutputpins.
Figure14.
LVDSOutputDCTerminationFigure15.
LVDSOutputACTerminationWithReceiverInternallyBiased12SubmitDocumentationFeedbackCopyright2010,TexasInstrumentsIncorporatedProductFolderLink(s):CDCLVD2104CDCLVD2104www.
ti.
comSCAS903A–JUNE2010–REVISEDAUGUST2010INPUTTERMINATIONTheCDCLVD2104inputscanbeinterfacedwithLVDS,LVPECL,orLVCMOSdrivers.
LVDSDrivercanbeconnectedtoCDCLVD2104inputswithdcoraccouplingasshownFigure16andFigure17,respectively.
Figure16.
LVDSClockDriverConnectedtoCDCLVD2104Input(ACCoupled)Figure17.
LVDSClockDriverConnectedtoCDCLVD2104Input(DCCoupled)Figure18showshowtoconnectLVPECLinputstotheCDCLVD2104.
TheseriesresistorsarerequiredtoreducetheLVPECLsignalswingifthesignalswingis>1.
6VPP.
Figure18.
LVPECLClockDriverConnectedtoCDCLVD2104InputCopyright2010,TexasInstrumentsIncorporatedSubmitDocumentationFeedback13ProductFolderLink(s):CDCLVD2104CDCLVD2104SCAS903A–JUNE2010–REVISEDAUGUST2010www.
ti.
comFigure19illustrateshowtocouplea2.
5VLVCMOSclockinputtotheCDCLVD2104directly.
Theseriesresistance(RS)shouldbeplacedclosetotheLVCMOSdriverifneeded.
3.
3VLVCMOSclockinputswingneedstobelimitedtoVIH≤VCC.
Figure19.
2.
5VLVCMOSClockDriverConnectedtoCDCLVD2104InputIfoneoftheinputbuffersisused,theotherbuffershouldbedisabledthroughtheENpin,andunusedinputpinsshouldbegroundedby1kΩresistors.
SpacerREVISIONHISTORYChangesfromOriginal(June2010)toRevisionAPageChangedthedatasheetfromProductPreviewtoProduction114SubmitDocumentationFeedbackCopyright2010,TexasInstrumentsIncorporatedProductFolderLink(s):CDCLVD2104PACKAGEOPTIONADDENDUMwww.
ti.
com10-Dec-2020Addendum-Page1PACKAGINGINFORMATIONOrderableDeviceStatus(1)PackageTypePackageDrawingPinsPackageQtyEcoPlan(2)Leadfinish/Ballmaterial(6)MSLPeakTemp(3)OpTemp(°C)DeviceMarking(4/5)SamplesCDCLVD2104RHDRACTIVEVQFNRHD283000RoHS&GreenNIPDAULevel-2-260C-1YEAR-40to85CDCLVD2104CDCLVD2104RHDTACTIVEVQFNRHD28250RoHS&GreenNIPDAULevel-2-260C-1YEAR-40to85CDCLVD2104(1)Themarketingstatusvaluesaredefinedasfollows:ACTIVE:Productdevicerecommendedfornewdesigns.
LIFEBUY:TIhasannouncedthatthedevicewillbediscontinued,andalifetime-buyperiodisineffect.
NRND:Notrecommendedfornewdesigns.
Deviceisinproductiontosupportexistingcustomers,butTIdoesnotrecommendusingthispartinanewdesign.
PREVIEW:Devicehasbeenannouncedbutisnotinproduction.
Samplesmayormaynotbeavailable.
OBSOLETE:TIhasdiscontinuedtheproductionofthedevice.
(2)RoHS:TIdefines"RoHS"tomeansemiconductorproductsthatarecompliantwiththecurrentEURoHSrequirementsforall10RoHSsubstances,includingtherequirementthatRoHSsubstancedonotexceed0.
1%byweightinhomogeneousmaterials.
Wheredesignedtobesolderedathightemperatures,"RoHS"productsaresuitableforuseinspecifiedlead-freeprocesses.
TImayreferencethesetypesofproductsas"Pb-Free".
RoHSExempt:TIdefines"RoHSExempt"tomeanproductsthatcontainleadbutarecompliantwithEURoHSpursuanttoaspecificEURoHSexemption.
Green:TIdefines"Green"tomeanthecontentofChlorine(Cl)andBromine(Br)basedflameretardantsmeetJS709Blowhalogenrequirementsof<=1000ppmthreshold.
Antimonytrioxidebasedflameretardantsmustalsomeetthe<=1000ppmthresholdrequirement.
(3)MSL,PeakTemp.
-TheMoistureSensitivityLevelratingaccordingtotheJEDECindustrystandardclassifications,andpeaksoldertemperature.
(4)Theremaybeadditionalmarking,whichrelatestothelogo,thelottracecodeinformation,ortheenvironmentalcategoryonthedevice.
(5)MultipleDeviceMarkingswillbeinsideparentheses.
OnlyoneDeviceMarkingcontainedinparenthesesandseparatedbya"~"willappearonadevice.
IfalineisindentedthenitisacontinuationofthepreviouslineandthetwocombinedrepresenttheentireDeviceMarkingforthatdevice.
(6)Leadfinish/Ballmaterial-OrderableDevicesmayhavemultiplematerialfinishoptions.
Finishoptionsareseparatedbyaverticalruledline.
Leadfinish/Ballmaterialvaluesmaywraptotwolinesifthefinishvalueexceedsthemaximumcolumnwidth.
ImportantInformationandDisclaimer:TheinformationprovidedonthispagerepresentsTI'sknowledgeandbeliefasofthedatethatitisprovided.
TIbasesitsknowledgeandbeliefoninformationprovidedbythirdparties,andmakesnorepresentationorwarrantyastotheaccuracyofsuchinformation.
Effortsareunderwaytobetterintegrateinformationfromthirdparties.
TIhastakenandcontinuestotakereasonablestepstoproviderepresentativeandaccurateinformationbutmaynothaveconducteddestructivetestingorchemicalanalysisonincomingmaterialsandchemicals.
TIandTIsuppliersconsidercertaininformationtobeproprietary,andthusCASnumbersandotherlimitedinformationmaynotbeavailableforrelease.
InnoeventshallTI'sliabilityarisingoutofsuchinformationexceedthetotalpurchasepriceoftheTIpart(s)atissueinthisdocumentsoldbyTItoCustomeronanannualbasis.
PACKAGEOPTIONADDENDUMwww.
ti.
com10-Dec-2020Addendum-Page2TAPEANDREELINFORMATION*AlldimensionsarenominalDevicePackageTypePackageDrawingPinsSPQReelDiameter(mm)ReelWidthW1(mm)A0(mm)B0(mm)K0(mm)P1(mm)W(mm)Pin1QuadrantCDCLVD2104RHDRVQFNRHD283000330.
012.
45.
35.
31.
58.
012.
0Q2CDCLVD2104RHDTVQFNRHD28250180.
012.
45.
35.
31.
58.
012.
0Q2PACKAGEMATERIALSINFORMATIONwww.
ti.
com12-Feb-2019PackMaterials-Page1*AlldimensionsarenominalDevicePackageTypePackageDrawingPinsSPQLength(mm)Width(mm)Height(mm)CDCLVD2104RHDRVQFNRHD283000350.
0350.
043.
0CDCLVD2104RHDTVQFNRHD28250210.
0185.
035.
0PACKAGEMATERIALSINFORMATIONwww.
ti.
com12-Feb-2019PackMaterials-Page2www.
ti.
comPACKAGEOUTLINE5.
154.
855.
154.
851.
00.
80.
050.
002X324X0.
52X328X0.
650.
4528X0.
300.
183.
150.
13.
150.
1(0.
2)TYPVQFN-1mmmaxheightRHD0028BPLASTICQUADFLATPACK-NOLEAD4226146/A08/20200.
08C0.
1CAB0.
05NOTES:1.
Alllineardimensionsareinmillimeters.
Anydimensionsinparenthesisareforreferenceonly.
DimensioningandtolerancingperASMEY14.
5M.
2.
Thisdrawingissubjecttochangewithoutnotice.
3.
Thepackagethermalpadmustbesolderedtotheprintedcircuitboardforthermalandmechanicalperformance.
PIN1INDEXAREASEATINGPLANEPIN1IDSYMMEXPOSEDTHERMALPADSYMM178141521222829SCALE2.
500ABCwww.
ti.
comEXAMPLEBOARDLAYOUT24X(0.
5)(1.
325)(1.
325)(R0.
05)TYP0.
07MAXALLAROUND0.
07MINALLAROUND28X(0.
75)28X(0.
24)(4.
65)(4.
65)(3.
15)(0.
2)TYPVIAVQFN-1mmmaxheightRHD0028BPLASTICQUADFLATPACK-NOLEAD4226146/A08/2020NOTES:(continued)4.
Thispackageisdesignedtobesolderedtoathermalpadontheboard.
Formoreinformation,seeTexasInstrumentsliteraturenumberSLUA271(www.
ti.
com/lit/slua271).
5.
Viasareoptionaldependingonapplication,refertodevicedatasheet.
Ifanyviasareimplemented,refertotheirlocationsshownonthisview.
Itisrecommendedthatviasunderpastebefilled,pluggedortented.
SYMMSYMMLANDPATTERNEXAMPLEEXPOSEDMETALSHOWNSCALE:18XSEESOLDERMASKDETAIL178141521222829METALEDGESOLDERMASKOPENINGEXPOSEDMETALMETALUNDERSOLDERMASKSOLDERMASKOPENINGEXPOSEDMETALNONSOLDERMASKDEFINED(PREFERRED)SOLDERMASKDEFINEDSOLDERMASKDETAILSwww.
ti.
comEXAMPLESTENCILDESIGN28X(0.
75)28X(0.
24)24X(0.
5)(4.
65)(4.
65)(0.
785)TYP(0.
785)TYP4X(1.
37)4X(1.
37)(R0.
05)TYPVQFN-1mmmaxheightRHD0028BPLASTICQUADFLATPACK-NOLEAD4226146/A08/2020NOTES:(continued)6.
Lasercuttingapertureswithtrapezoidalwallsandroundedcornersmayofferbetterpasterelease.
IPC-7525mayhavealternatedesignrecommendations.
SOLDERPASTEEXAMPLEBASEDON0.
125MMTHICKSTENCILSCALE:20XEXPOSEDPAD2976%PRINTEDSOLDERCOVERAGEBYAREAUNDERPACKAGESYMMSYMM178141521222829IMPORTANTNOTICEANDDISCLAIMERTIPROVIDESTECHNICALANDRELIABILITYDATA(INCLUDINGDATASHEETS),DESIGNRESOURCES(INCLUDINGREFERENCEDESIGNS),APPLICATIONOROTHERDESIGNADVICE,WEBTOOLS,SAFETYINFORMATION,ANDOTHERRESOURCES"ASIS"ANDWITHALLFAULTS,ANDDISCLAIMSALLWARRANTIES,EXPRESSANDIMPLIED,INCLUDINGWITHOUTLIMITATIONANYIMPLIEDWARRANTIESOFMERCHANTABILITY,FITNESSFORAPARTICULARPURPOSEORNON-INFRINGEMENTOFTHIRDPARTYINTELLECTUALPROPERTYRIGHTS.
TheseresourcesareintendedforskilleddevelopersdesigningwithTIproducts.
Youaresolelyresponsiblefor(1)selectingtheappropriateTIproductsforyourapplication,(2)designing,validatingandtestingyourapplication,and(3)ensuringyourapplicationmeetsapplicablestandards,andanyothersafety,security,orotherrequirements.
Theseresourcesaresubjecttochangewithoutnotice.
TIgrantsyoupermissiontousetheseresourcesonlyfordevelopmentofanapplicationthatusestheTIproductsdescribedintheresource.
Otherreproductionanddisplayoftheseresourcesisprohibited.
NolicenseisgrantedtoanyotherTIintellectualpropertyrightortoanythirdpartyintellectualpropertyright.
TIdisclaimsresponsibilityfor,andyouwillfullyindemnifyTIanditsrepresentativesagainst,anyclaims,damages,costs,losses,andliabilitiesarisingoutofyouruseoftheseresources.
TI'sproductsareprovidedsubjecttoTI'sTermsofSale(www.
ti.
com/legal/termsofsale.
html)orotherapplicabletermsavailableeitheronti.
comorprovidedinconjunctionwithsuchTIproducts.
TI'sprovisionoftheseresourcesdoesnotexpandorotherwisealterTI'sapplicablewarrantiesorwarrantydisclaimersforTIproducts.
MailingAddress:TexasInstruments,PostOfficeBox655303,Dallas,Texas75265Copyright2020,TexasInstrumentsIncorporated
- 8.www.299pp.com相关文档
- Ilwww.299pp.com
- MAXwww.299pp.com
- spindlewww.299pp.com
- vFQwww.299pp.com
- putwww.299pp.com
- Int.J.Curr.Microbiol.App.Sci
青果云（59元/月）香港多线BGP云服务器 1核 1G
青果云香港CN2_GIA主机测评青果云香港多线BGP网络，接入电信CN2 GIA等优质链路，测试IP：45.251.136.1青果网络QG.NET是一家高效多云管理服务商，拥有工信部颁发的全网云计算/CDN/IDC/ISP/IP-VPN等多项资质，是CNNIC/APNIC联盟的成员之一。青果云香港CN2_GIA主机性能分享下面和大家分享下。官方网站：点击进入CPU内存系统盘数据盘宽带ip价格购买地...
cloudcone：特价便宜VPS补货通知贴,SAS或SSD低价有磁盘阵列，SAS或SSD raid10 硬盘
cloudcone经常性有特价促销VPS放出来，每次的数量都是相当有限的，为了方便、及时帮助大家，主机测评这里就做这个cloudcone特价VPS补货专题吧，以后每次放货我会在这里更新一下日期，方便大家秒杀！官方网站：https://cloudcone.com/预交费模式，需要充值之后方可使用，系统自动扣费！信用卡、PayPal、支付宝，均可付款购买！为什么说cloudcone值得买？cloudc...
racknerd：美国大硬盘服务器（双路e5-2640v2/64g内存/256gSSD+160T SAS）$389/月
racknerd在促销美国洛杉矶multacom数据中心的一款大硬盘服务器，用来做存储、数据备份等是非常划算的，而且线路还是针对亚洲有特别优化处理的。双路e5+64G内存，配一个256G的SSD做系统盘，160T SAS做数据盘，200T流量每个月，1Gbps带宽，5个IPv4，这一切才389美元...洛杉矶大硬盘服务器CPU：2 * e5-2640v2内存：64G（可扩展至128G，+$64）硬...
www.299pp.com为你推荐
-
kaixin001.com耍开心网的具体步骤有哪些？商标注册流程及费用注册商标的流程是什么，大概需要多少费用？甲骨文不满赔偿工作不满半年被辞退，请问赔偿金是怎么算的？甲骨文不满赔偿如果合同期不满被单位辞退，用人单位是否需要赔偿陈嘉垣大家觉得陈嘉桓漂亮还是钟嘉欣漂亮？www.yahoo.com.hk香港有什么网页mole.61.com摩尔大陆？？？？？www.kanav001.com跪求下载[GJOS-024] 由愛可奈 [Kana Yume] 現役女子高生グラビア种子的网址谁有www.bbb551.com广州欢乐在线551要收费吗？sesehu.com68lolita com是真的吗